SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| WKUP_CTRL_MMR0 | 4301 A280h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| CLKGATE_CTRL_MAIN_SMS_NOGATE_PROXY | RESERVED | CLKGATE_CTRL_MAIN_SA3SS_NOGATE_PROXY | CLKGATE_CTRL_MAIN_DBG_CBA_NOGATE_PROXY | RESERVED | |||
| R/W | NONE | R/W | R/W | NONE | |||
| 0h | 0h | 0h | 0h | 0h | |||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RSVD | CLKGATE_CTRL_MAIN_ICSSM_NOGATE_PROXY | RESERVED | CLKGATE_CTRL_MAIN_PDMA2_NOGATE_PROXY | CLKGATE_CTRL_MAIN_PDMA1_NOGATE_PROXY | CLKGATE_CTRL_MAIN_PDMA0_NOGATE_PROXY | CLKGATE_CTRL_MAIN_DMSS_NOGATE_PROXY |
| NONE | R/W | NONE | R/W | R/W | R/W | R/W | |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CLKGATE_CTRL_MAIN_GIC500_NOGATE_PROXY | RESERVED | CLKGATE_CTRL_MAIN_IPCSS_CBA_NOGATE_PROXY | CLKGATE_CTRL_MAIN_MCASP_CBA_NOGATE_PROXY | CLKGATE_CTRL_MAIN_MISC_PERI_CBA_NOGATE_PROXY | CLKGATE_CTRL_MAIN_A53_0_DBG_NOGATE_PROXY | CLKGATE_CTRL_MAIN_A53_0_CFG_NOGATE_PROXY | CLKGATE_CTRL_MAIN_A53_0_ACP_NOGATE_PROXY |
| R/W | NONE | R/W | R/W | R/W | R/W | R/W | R/W |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKGATE_CTRL_MAIN_A53_0_NOGATE_PROXY | RESERVED | CLKGATE_CTRL_MAIN_FW_CBA_NOGATE_PROXY | CLKGATE_CTRL_MAIN_DATA_CBA_NOGATE_PROXY | CLKGATE_CTRL_MAIN_CENTRAL_CBA_NOGATE_PROXY | CLKGATE_CTRL_WKUP_DM_PWR_NOGATE_PROXY | CLKGATE_CTRL_WKUP_DM_CBA_NOGATE_PROXY | CLKGATE_CTRL_MAIN_INFRA_CBA_NOGATE_PROXY |
| R/W | NONE | R/W | R/W | R/W | R/W | R/W | R/W |
| 0h | 0h | 0h | 0h | 1h | 1h | 1h | 0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | CLKGATE_CTRL_MAIN_SMS_NOGATE_PROXY | R/W | 0h | MAIN domain SMS (pwr_dis_nogate) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 30 | RESERVED | NONE | 0h | Reserved |
| 29 | CLKGATE_CTRL_MAIN_SA3SS_NOGATE_PROXY | R/W | 0h | MAIN domain SA3SS clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 28 | CLKGATE_CTRL_MAIN_DBG_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain Debug CBA (main_dbg_cba)clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 27:23 | RESERVED | NONE | 0h | Reserved |
| 21 | CLKGATE_CTRL_MAIN_ICSSM_NOGATE_PROXY | R/W | 0h | MAIN domain ICSSM clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 20 | RESERVED | NONE | 0h | Reserved |
| 19 | CLKGATE_CTRL_MAIN_PDMA2_NOGATE_PROXY | R/W | 0h | MAIN domain PDMA2 (pwr_dis_nogate) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 18 | CLKGATE_CTRL_MAIN_PDMA1_NOGATE_PROXY | R/W | 0h | MAIN domain PDMA1 (pwr_dis_nogate) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 17 | CLKGATE_CTRL_MAIN_PDMA0_NOGATE_PROXY | R/W | 0h | MAIN domain PDMA0 (pwr_dis_nogate) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 16 | CLKGATE_CTRL_MAIN_DMSS_NOGATE_PROXY | R/W | 0h | MAIN domain DMSS (pwr_dis_nogate) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 15 | CLKGATE_CTRL_MAIN_GIC500_NOGATE_PROXY | R/W | 0h | MAIN A53SS0 (gic500_1_2) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 14 | RESERVED | NONE | 0h | Reserved |
| 13 | CLKGATE_CTRL_MAIN_IPCSS_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain Infrastructure bus (main_ipcss_cbass) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 12 | CLKGATE_CTRL_MAIN_MCASP_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain Infrastructure bus (main_mcasp_cbass) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 11 | CLKGATE_CTRL_MAIN_MISC_PERI_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain Infrastructure bus (main_misc_peri_cbass) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 10 | CLKGATE_CTRL_MAIN_A53_0_DBG_NOGATE_PROXY | R/W | 0h | MAIN A53SS0 Debug Port clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 9 | CLKGATE_CTRL_MAIN_A53_0_CFG_NOGATE_PROXY | R/W | 0h | MAIN A53SS0 Configuration Port clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 8 | CLKGATE_CTRL_MAIN_A53_0_ACP_NOGATE_PROXY | R/W | 0h | MAIN A53SS0 ACP clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 7 | CLKGATE_CTRL_MAIN_A53_0_NOGATE_PROXY | R/W | 0h | MAIN A53SS0 clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 6 | RESERVED | NONE | 0h | Reserved |
| 5 | CLKGATE_CTRL_MAIN_FW_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain datal bus (main_fw_cbass) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 4 | CLKGATE_CTRL_MAIN_DATA_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain data bus (main_cbass) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 3 | CLKGATE_CTRL_MAIN_CENTRAL_CBA_NOGATE_PROXY | R/W | 1h | WKUP domain Infrastructure ECC aggregator(wkup_safe_ecc_aggr) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 2 | CLKGATE_CTRL_WKUP_DM_PWR_NOGATE_PROXY | R/W | 1h | WKUP domain Device Manager (wkup_dm_pwr_nogate) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 1 | CLKGATE_CTRL_WKUP_DM_CBA_NOGATE_PROXY | R/W | 1h | WKUP domain device manager CBA clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |
| 0 | CLKGATE_CTRL_MAIN_INFRA_CBA_NOGATE_PROXY | R/W | 0h | MAIN domain Infrastructure bus (main_infra_cbass and psc_fw_ch_br) clock gate deactivate. 0 - Clocks are gated on idle for power savings 1 - Clocks are not gated on idle, power saving deactivated Reset Source: mod_por_rst_n |