SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the initiator Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 2 ISC.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| CBASS0 | 4582 0C54h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| START_ADDRESS_H | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| START_ADDRESS_H | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:16 | RESERVED | NONE | 0h | Reserved |
| 15:0 | START_ADDRESS_H | R/W | 0h | Start address bits 47 to 32. Reset Source: domain_default_rst_mod_g_rst_n |