SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
The register configures the color space conversion matrix coefficients. Shadow register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DSS0 | 3020 623Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| POSTOFFSET3 | |||||||
| R/W | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| POSTOFFSET3 | RESERVED1 | ||||||
| R/W | R | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| POSTOFFSET2 | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| POSTOFFSET2 | RESERVED | ||||||
| R/W | R | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:19 | POSTOFFSET3 | R/W | 0h | Row-3 post-offset. Encoded signed value [from -4096 to 4095] |
| 18:16 | RESERVED1 | R | 0h | Reserved |
| 15:3 | POSTOFFSET2 | R/W | 0h | Row-2 post-offset. Encoded signed value [from -4096 to 4095] |
| 2:0 | RESERVED | R | 0h | Reserved |