SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCU_CTRL_MMR0 | 0451 2890h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PBIST_EN_TEST_REG_DSS0_PBIST_EN_PROXY | RESERVED | PBIST_EN_TEST_REG_USB1_PBIST_EN_PROXY | PBIST_EN_TEST_REG_USB0_PBIST_EN_PROXY | PBIST_EN_TEST_REG_EMMC2_PBIST_EN_PROXY | PBIST_EN_TEST_REG_EMMC1_PBIST_EN_PROXY | PBIST_EN_TEST_REG_EMMC0_PBIST_EN_PROXY |
| NONE | R/W | NONE | R/W | R/W | R/W | R/W | R/W |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:7 | RESERVED | NONE | 0h | Reserved |
| 6 | PBIST_EN_TEST_REG_DSS0_PBIST_EN_PROXY | R/W | 0h | PBIST Activate Reset Source: mod_por_rst_n |
| 5 | RESERVED | NONE | 0h | Reserved |
| 4 | PBIST_EN_TEST_REG_USB1_PBIST_EN_PROXY | R/W | 0h | PBIST Activate Reset Source: mod_por_rst_n |
| 3 | PBIST_EN_TEST_REG_USB0_PBIST_EN_PROXY | R/W | 0h | PBIST Activate Reset Source: mod_por_rst_n |
| 2 | PBIST_EN_TEST_REG_EMMC2_PBIST_EN_PROXY | R/W | 0h | PBIST Activate Reset Source: mod_por_rst_n |
| 1 | PBIST_EN_TEST_REG_EMMC1_PBIST_EN_PROXY | R/W | 0h | PBIST Activate Reset Source: mod_por_rst_n |
| 0 | PBIST_EN_TEST_REG_EMMC0_PBIST_EN_PROXY | R/W | 0h | PBIST Activate Reset Source: mod_por_rst_n |