SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCU_CTRL_MMR0 | 0450 0180h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| IPC_CLR0_IPC_SRC_CLR | |||||||
| R/W1TC | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| IPC_CLR0_IPC_SRC_CLR | |||||||
| R/W1TC | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| IPC_CLR0_IPC_SRC_CLR | |||||||
| R/W1TC | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IPC_CLR0_IPC_SRC_CLR | RESERVED | IPC_CLR0_IPC_CLR | |||||
| R/W1TC | NONE | R/W1TC | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:4 | IPC_CLR0_IPC_SRC_CLR | R/W1TC | 0h | Read returns current value Write: 0 - No effect 1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register Reset Source: mod_g_rst_n |
| 3:1 | RESERVED | NONE | 0h | Reserved |
| 0 | IPC_CLR0_IPC_CLR | R/W1TC | 0h | Read returns current value Write: 0 - No effect 1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register Reset Source: mod_g_rst_n |