SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| CTRL_MMR0 | 0010 61A0h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EQEP_STAT_PHASE_ERR2_PROXY | EQEP_STAT_PHASE_ERR1_PROXY | EQEP_STAT_PHASE_ERR0_PROXY | ||||
| NONE | R | R | R | ||||
| 0h | X | X | X | ||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:3 | RESERVED | NONE | 0h | Reserved |
| 2 | EQEP_STAT_PHASE_ERR2_PROXY | R | X | EQEP2 Phase error status 0 - No error 1 - Phase error occurred Reset Source: mod_g_rst_n |
| 1 | EQEP_STAT_PHASE_ERR1_PROXY | R | X | EQEP1 Phase error status 0 - No error 1 - Phase error occurred Reset Source: mod_g_rst_n |
| 0 | EQEP_STAT_PHASE_ERR0_PROXY | R | X | EQEP0 Phase error status 0 - No error 1 - Phase error occurred Reset Source: mod_g_rst_n |