SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Rom Mask .
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| PBIST0 | 5330 01C0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PBIST_ROM | ||||||
| NONE | R/W | ||||||
| 0h | 3h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 7:2 | RESERVED | NONE | 0h | Reserved |
| 1:0 | PBIST_ROM | R/W | 3h | Rom Mask . This two-bit register sets appropriate ROM access modes for the PBIST controller. Value 0h= No information is used from ROM Value 1h= Only RAM Group information from ROM Vaule 2h= Only Algorithm information from ROM Value 3h= Both Algorithm and RAM information from ROM. This option should be selected for application self-test. |