SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
ADC Early Interrupt Generation Cycle.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| ADC0_G0_G5 | 502C 00DEh |
| ADC1_G0_G5 | 502C 10DEh |
| ADC2_G0_G5 | 502C 20DEh |
| ADC3_G0_G5 | 502C 30DEh |
| ADC4_G0_G5 | 502C 40DEh |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DELAY | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DELAY | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 15:0 | DELAY | R/W | 0h | ADC Early Interrupt Generation Cycle Delay: Defines the delay from the fall edge of ADCSOC in terms of system clock cycles, for the interrupt to be generated. |