SPRUJ42 User guide | 德州仪器 TI.com.cn

SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1

PRODUCTION DATA

4.4.2.134 TPTC_POPT Register

4.2.134.1 TPTC_POPT Register (Offset = 200h) [reset = 0h]

Prog Set Options.

Return to Summary Table

Table 4-1658 Instance Table

Instance Name	Physical Address
EDMA0	52A6 0200h
EDMA1	52A4 0200h

Figure 4-811 TPTC_POPT Name Register

31	30	29	28	27	26	25	24
RESERVED		DBG_ID		RESERVED
NONE		R/W		NONE
0h		0h		0h
23	22	21	20	19	18	17	16
RESERVED	TCCHEN	RESERVED	TCINTEN	RESERVED		TCC
NONE	R/W	NONE	R/W	NONE		R/W
0h	0h	0h	0h	0h		0h
15	14	13	12	11	10	9	8
TCC				RESERVED	FWID
R/W				NONE	R/W
0h				0h	0h
7	6	5	4	3	2	1	0
RESERVED	PRI			RESERVED		DAM	SAM
NONE	R/W			NONE		R/W	R/W
0h	0h			0h		0h	0h

Table 4-1659 TPTC_POPT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:28	DBG_ID	R/W	0h	Debug ID Value driven on the read [tptc_r_dbg_channel_id] and write [tptc_w_dbg_channel_id] command bus. Used at system level for trace/profiling of user selected transfers in systems that include this feature.
27:23	RESERVED	NONE	0h	Reserved
22	TCCHEN	R/W	0h	Transfer complete chaining enable: 0:Transfer complete chaining is disabled. 1:Transfer complete chaining is enabled.
21	RESERVED	NONE	0h	Reserved
20	TCINTEN	R/W	0h	Transfer complete interrupt enable: 0:Transfer complete interrupt is disabled. 1:Transfer complete interrupt is enabled.
19:18	RESERVED	NONE	0h	Reserved
17:12	TCC	R/W	0h	Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER or IPR of the TPCC module.
11	RESERVED	NONE	0h	Reserved
10:8	FWID	R/W	0h	FIFO width control: Applies if either SAM or DAM is set to FIFO mode.
7	RESERVED	NONE	0h	Reserved
6:4	PRI	R/W	0h	Transfer Priority: 0:Priority 0 - Highest priority 1:Priority 1 ... 7:Priority 7 - Lowest priority
3:2	RESERVED	NONE	0h	Reserved
1	DAM	R/W	0h	Destination Address Mode within an array: 0:INCR Dst addressing within an array increments. 1:FIFO Dst addressing within an array wraps around upon reaching FIFO width.
0	SAM	R/W	0h	Source Address Mode within an array: 0:INCR Src addressing within an array increments. 1:FIFO Src addressing within an array wraps around upon reaching FIFO width.