SPRUJD4A December 2024 – November 2025 AM62D-Q1
The UART_SYSC[1] SOFTRESET bit controls the software reset; setting this bit to 1 triggers a software reset functionally equivalent to hardware reset.