SPRUJD4A December 2024 – November 2025 AM62D-Q1
The Host initiates a channel pause by setting the pause bit in RT enable register. The paused channel can be resumed by clearing the register bit.