SPRUJD4A December 2024 – November 2025 AM62D-Q1
As shown in Figure 6-41 the reference clock (FREF) input is used to generate the synthesized clock, but can also be used as the bypass clock for some outputs of the PLL whenever the PLL enters bypass mode. It is mandatory for the PLL clock synthesis.