SPRUJD4A December 2024 – November 2025 AM62D-Q1
Figure 9-2 shows the DDR controller blocks along with the DDR PHY and VBUSM2AXI bridge.