SPRUJD4A December 2024 – November 2025 AM62D-Q1
The GTC is essentially comprised of a 64-bit up counter, a Gray encoder, a 64-bit multiplexer, and memory-mapped control registers. Figure 12-392 shows a high-level block diagram of the GTC.
Figure 12-392 GTC Block Diagram