首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

ADS5500-EP

現行

14 位元 125-MSPS 類比轉數位轉換器 - 強化型產品

立即訂購
產品規格表

ADS5500-EP

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 125 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 750 Features High Performance Rating HiRel Enhanced Product Peak-to-peak input voltage range (V) 2.3 Power consumption (typ) (mW) 780 Architecture Pipeline SNR (dB) 71.5 ENOB (Bits) 11.3 SFDR (dB) 84 Operating temperature range (°C) -55 to 125 Input buffer No
Sample rate (max) (Msps) 125 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 750 Features High Performance Rating HiRel Enhanced Product Peak-to-peak input voltage range (V) 2.3 Power consumption (typ) (mW) 780 Architecture Pipeline SNR (dB) 71.5 ENOB (Bits) 11.3 SFDR (dB) 84 Operating temperature range (°C) -55 to 125 Input buffer No
HTQFP (PAP) 64 144 mm² 12 x 12
  • 14-Bit Resolution
  • 125-MSPS Sample Rate
  • High Signal-to-Noise Ratio (SNR):
    70.5 dBFS at 100 MHz fIN (TYP)
  • High Spurious-Free Dynamic Range (SFDR):
    82 dBc at 100-MHz fIN (TYP)
  • 2.3-VPP Differential Input Voltage
  • Internal Voltage Reference
  • 3.3-V Single-Supply Voltage
  • Analog Power Dissipation: 578 mW
    • Total Power Dissipation: 780 mW
  • Serial Programming Interface
  • TQFP-64 PowerPAD™ Package
  • SUPPORTS DEFENSE, AEROSPACE,
    AND MEDICAL APPLICATIONS
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
    • Available in Military (–55.C/125°C)
      Temperature Range(1)
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability
  • APPLICATIONS
    • Wireless Communication
    • Test and Measurement Instrumentation
    • Single and Multichannel Digital Receivers
    • Communication Instrumentation
      • Radar, Infrared
    • Video and Imaging

(1)Custom temperature ranges available.
  • 14-Bit Resolution
  • 125-MSPS Sample Rate
  • High Signal-to-Noise Ratio (SNR):
    70.5 dBFS at 100 MHz fIN (TYP)
  • High Spurious-Free Dynamic Range (SFDR):
    82 dBc at 100-MHz fIN (TYP)
  • 2.3-VPP Differential Input Voltage
  • Internal Voltage Reference
  • 3.3-V Single-Supply Voltage
  • Analog Power Dissipation: 578 mW
    • Total Power Dissipation: 780 mW
  • Serial Programming Interface
  • TQFP-64 PowerPAD™ Package
  • SUPPORTS DEFENSE, AEROSPACE,
    AND MEDICAL APPLICATIONS
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
    • Available in Military (–55.C/125°C)
      Temperature Range(1)
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability
  • APPLICATIONS
    • Wireless Communication
    • Test and Measurement Instrumentation
    • Single and Multichannel Digital Receivers
    • Communication Instrumentation
      • Radar, Infrared
    • Video and Imaging

(1)Custom temperature ranges available.

The ADS5500-EP is a high-performance, 14-bit, 125 MSPS analog-to-digital converter (ADC). To provide a complete converter solution, it includes a high-bandwidth linear sample-and-hold stage (S&H) and internal reference. Designed for applications demanding the highest speed and highest dynamic performance in a small space, the ADS5500-EP has excellent power consumption of 780 mW at 3.3-V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements. A parallel CMOS-compatible output ensures seamless interfacing with common logic.

The ADS5500-EP is available in a 64-pin TQFP PowerPAD package and is specified over the full temperature range of –55°C to +125°C.

The ADS5500-EP is a high-performance, 14-bit, 125 MSPS analog-to-digital converter (ADC). To provide a complete converter solution, it includes a high-bandwidth linear sample-and-hold stage (S&H) and internal reference. Designed for applications demanding the highest speed and highest dynamic performance in a small space, the ADS5500-EP has excellent power consumption of 780 mW at 3.3-V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements. A parallel CMOS-compatible output ensures seamless interfacing with common logic.

The ADS5500-EP is available in a 64-pin TQFP PowerPAD package and is specified over the full temperature range of –55°C to +125°C.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 15
重要文件 類型 標題 格式選項 日期
* Data sheet ADS5500-EP datasheet (Rev. C) 2008年 9月 2日
* VID ADS5500-EP VID V6205613 2016年 6月 21日
* Radiation & reliability report ADS5500MPAPEP Reliability Report 2015年 12月 18日
* Radiation & reliability report ADS5500MPAPREP Reliability Report 2011年 8月 25日
Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 2010年 9月 10日
Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 2009年 4月 28日
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日
User guide ADS5500/5541/5542/5520/5521/5522 14- and 12-Bit Single Channel ADC EVM (Rev. C) 2005年 9月 27日
Analog Design Journal 14-Bit, 125-MSPS ADS5500 Evaluation 2005年 1月 18日
Analog Design Journal Clocking High-Speed Data Converters 2005年 1月 18日
Application note Implementing a CDC7005 Low Jitter Clock Solution for HIgh Speed High IF ADC Dev 2004年 6月 25日
Product overview ADS5500 + CDC7005 Product Bulletin 2004年 6月 23日
Application note ADS5500, OPA695: PC Board Layout for Low Distortion High-Speed ADC Drivers 2004年 4月 22日
More literature Analogue-to-Digital Converters Support Multicarrier Systems 2004年 3月 2日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

支援軟體

HSADC-SPI-UTILITY — ADS5400 EVM GUI

支援產品和硬體

支援產品和硬體
下載
計算工具

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體
啟動 下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
HTQFP (PAP) 64 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片