產品詳細資料

Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
CFP (HFG) 52 363.474225 mm² 19.065 x 19.065
  • 14-Bit Resolution
  • 105-MSPS Maximum Sample Rate
  • SNR = 70 dBc at 105 MSPS and 50 MHz IF
  • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
  • 2.2-VPP Differential Input Range
  • 5-V Supply Operation
  • 3.3-V CMOS Compatible Outputs
  • 2.3-W Total Power Dissipation
  • 2s Complement Output Format
  • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
  • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
  • Military Temperature Range
    ( –55°C to 125°C Tcase)
  • QML-V Qualified, SMD 5962-07206
  • Engineering Evaluation (/EM) Samples are Available(1)
  • APPLICATIONS
    • Single and Multichannel Digital Receivers
    • Base Station Infrastructure
    • Instrumentation
    • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    • 14-Bit Resolution
    • 105-MSPS Maximum Sample Rate
    • SNR = 70 dBc at 105 MSPS and 50 MHz IF
    • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
    • 2.2-VPP Differential Input Range
    • 5-V Supply Operation
    • 3.3-V CMOS Compatible Outputs
    • 2.3-W Total Power Dissipation
    • 2s Complement Output Format
    • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
    • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
    • Military Temperature Range
      ( –55°C to 125°C Tcase)
    • QML-V Qualified, SMD 5962-07206
    • Engineering Evaluation (/EM) Samples are Available(1)
    • APPLICATIONS
      • Single and Multichannel Digital Receivers
      • Base Station Infrastructure
      • Instrumentation
      • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    下載 觀看有字幕稿的影片 影片

    技術文件

    star =TI 所選的此產品重要文件
    找不到結果。請清除您的搜尋條件,然後再試一次。
    檢視所有 13
    重要文件 類型 標題 格式選項 日期
    * Data sheet Class V, 14 Bit, 105 MSPS Analog-to-Digital Converter datasheet (Rev. D) 2013年 9月 16日
    * Radiation & reliability report ADS5424-SP Radiation Report 2016年 12月 5日
    * SMD ADS5424-SP SMD 5962-07206 2016年 7月 8日
    * Radiation & reliability report ADS5424 SEE Report 2015年 3月 26日
    Application brief DLA Approved Optimizations for QML Products (Rev. C) PDF | HTML 2025年 6月 17日
    Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) PDF | HTML 2025年 6月 10日
    Selection guide TI Space Products (Rev. K) 2025年 4月 4日
    More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) 2025年 2月 20日
    Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
    Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 2010年 9月 10日
    Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 2009年 4月 28日
    Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
    Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日

    設計與開發

    如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

    模擬型號

    ADS5424-SP IBIS MDOEL

    SLAM281.ZIP (15 KB) - IBIS Model
    計算工具

    ANALOG-ENGINEER-CALC PC software analog engineer's calculator

    The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

    支援產品和硬體

    支援產品和硬體

    模擬工具

    PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

    PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

    PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

    在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
    封裝 針腳 CAD 符號、佔位空間與 3D 模型
    CFP (HFG) 52 Ultra Librarian

    訂購與品質

    內含資訊:
    • RoHS
    • REACH
    • 產品標記
    • 鉛塗層/球物料
    • MSL 等級/回焊峰值
    • MTBF/FIT 估算值
    • 材料內容
    • 認證摘要
    • 進行中的可靠性監測
    內含資訊:
    • 晶圓廠位置
    • 組裝地點

    支援與培訓

    內含 TI 工程師技術支援的 TI E2E™ 論壇

    內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

    若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

    影片