產品詳細資料

Sample rate (max) (Msps) 125 Resolution (Bits) 14 Number of input channels 2 Interface type DDR LVDS, Parallel CMOS Analog input BW (MHz) 600 Features Low Power Rating HiRel Enhanced Product Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 277 Architecture Pipeline SNR (dB) 73.4 ENOB (Bits) 11.5 SFDR (dB) 88 Operating temperature range (°C) -55 to 125 Input buffer No
Sample rate (max) (Msps) 125 Resolution (Bits) 14 Number of input channels 2 Interface type DDR LVDS, Parallel CMOS Analog input BW (MHz) 600 Features Low Power Rating HiRel Enhanced Product Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 277 Architecture Pipeline SNR (dB) 73.4 ENOB (Bits) 11.5 SFDR (dB) 88 Operating temperature range (°C) -55 to 125 Input buffer No
VQFN (RGC) 64 81 mm² 9 x 9
  • Ultralow Power with Single 1.8V Supply, CMOS Output:
    • 277mW total power at 125MSPS
  • High Dynamic Performance:
    • 88dBc SFDR at 170MHz
    • 71.4dBFS SNR at 170MHz
  • Crosstalk: > 90dB at 185MHz
  • Programmable Gain up to 6dB for SNR/SFDR Trade-off
  • DC Offset Correction
  • Output Interface Options:
    • 1.8V parallel CMOS interface
    • Double data rate (DDR) LVDS with programmable swing:
      • Standard swing: 350mV
      • Low swing: 200mV
  • Supports Low Input Clock Amplitude Down to 200mVPP
  • Supports Defense, Aerospace, and Medical Applications
    • Controlled Baseline
    • One Assembly and Test Site
    • One Fabrication Site
    • Available in Military (–55°C to 125°C) Temperature Range
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability
  • Ultralow Power with Single 1.8V Supply, CMOS Output:
    • 277mW total power at 125MSPS
  • High Dynamic Performance:
    • 88dBc SFDR at 170MHz
    • 71.4dBFS SNR at 170MHz
  • Crosstalk: > 90dB at 185MHz
  • Programmable Gain up to 6dB for SNR/SFDR Trade-off
  • DC Offset Correction
  • Output Interface Options:
    • 1.8V parallel CMOS interface
    • Double data rate (DDR) LVDS with programmable swing:
      • Standard swing: 350mV
      • Low swing: 200mV
  • Supports Low Input Clock Amplitude Down to 200mVPP
  • Supports Defense, Aerospace, and Medical Applications
    • Controlled Baseline
    • One Assembly and Test Site
    • One Fabrication Site
    • Available in Military (–55°C to 125°C) Temperature Range
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability

The ADS4245 is a low-speed variant of the ADS42xx ultralow-power family of dual-channel, 14-bit analog-to-digital converters (ADCs). Innovative design techniques are used to achieve high-dynamic performance, while consuming extremely low power with 1.8V supply. This topology makes the ADS4245 well-suited for multi-carrier, wide-bandwidth communications applications.

The ADS4245 has gain options that can be used to improve SFDR performance at lower full-scale input ranges. These device includes a dc offset correction loop that can be used to cancel the ADC offset. Both DDR (double data rate) LVDS and parallel CMOS digital output interfaces are available in a compact VQFN-64 PowerPAD™ package.

The device includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. The ADS4245 is specified over the military temperature range (–55°C to 125°C).

The ADS4245 is a low-speed variant of the ADS42xx ultralow-power family of dual-channel, 14-bit analog-to-digital converters (ADCs). Innovative design techniques are used to achieve high-dynamic performance, while consuming extremely low power with 1.8V supply. This topology makes the ADS4245 well-suited for multi-carrier, wide-bandwidth communications applications.

The ADS4245 has gain options that can be used to improve SFDR performance at lower full-scale input ranges. These device includes a dc offset correction loop that can be used to cancel the ADC offset. Both DDR (double data rate) LVDS and parallel CMOS digital output interfaces are available in a compact VQFN-64 PowerPAD™ package.

The device includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. The ADS4245 is specified over the military temperature range (–55°C to 125°C).

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但引腳輸出與所比較的裝置不同
ADS6445-EP 現行 四通道 14 位元 125-MSPS 類比轉數位轉換器 (ADC)- 強化型產品 Quad channel, same speed and resolution

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 日期
* Data sheet ADS4245-EP Dual-Channel, 14-Bit, 125MSPS Ultralow-Power ADC datasheet (Rev. B) PDF | HTML 2020年 10月 21日
* VID ADS4245-EP VID V6214609 2016年 6月 21日
* Radiation & reliability report ADS4245MRGC25EP Reliability Report 2014年 12月 16日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

計算工具

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGC) 64 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片