首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

ADS54J66

現行

四通道 14 位元 500-MSPS 類比轉數位轉換器 (ADC)

立即訂購
產品規格表

現在提供此產品的更新版本

open-in-new 比較替代產品
功能與所比較的裝置相似
ADC3669 現行 具有 LVDS 介面和高達 32768x 降取的 16 位元、雙通道、500MSPS ADC Lower power, higher SNR, smaller package size, LVDS interface

ADS54J66

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 500 Resolution (Bits) 14 Number of input channels 4 Interface type JESD204B Analog input BW (MHz) 900 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 1.9 Power consumption (typ) (mW) 2700 Architecture Pipeline SNR (dB) 74.1 ENOB (Bits) 11.4 SFDR (dB) 97 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 500 Resolution (Bits) 14 Number of input channels 4 Interface type JESD204B Analog input BW (MHz) 900 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 1.9 Power consumption (typ) (mW) 2700 Architecture Pipeline SNR (dB) 74.1 ENOB (Bits) 11.4 SFDR (dB) 97 Operating temperature range (°C) -40 to 85 Input buffer Yes
VQFNP (RMP) 72 100 mm² 10 x 10
  • Quad channel
  • 14-Bit resolution
  • Maximum clock rate: 500 MSPS
  • Input bandwidth (3 dB): 900 MHz
  • On-chip dither
  • Analog Input buffer with high-impedance input
  • Output options:
    • Rx: decimate-by-2 and -4 options with Low-Pass lFilter
    • 200-MHz Complex bandwidth or 100-MHz real bandwidth support
    • DPD FB: 500 MSPS
  • 1.9-VPP Differential full-scale input
  • JESD204B interface:
    • Subclass 1 support
    • 1 Lane per ADC Up to 10 Gbps
    • Dedicated SYNC pin for pair of channels
  • Support for multi-chip synchronization
  • 72-Pin VQFN package (10 mm × 10 mm)
  • Key specifications:
    • Power dissipation: 675 mW/ch
    • Spectral performance (un-decimated)
      • fIN = 190 MHz IF at –1 dBFS:
        • SNR: 69.5 dBFS
        • NSD: –153.5 dBFS/Hz
        • SFDR: 86 dBc (HD2, HD3), 93 dBFS (Non HD2, HD3)
      • fIN = 370 MHz IF at –3 dBFS:
        • SNR: 68.5 dBFS
        • NSD: –152.5 dBFS/Hz
        • SFDR: 81 dBc (HD2, HD3), 86 dBFS (Non HD2, HD3)
  • Quad channel
  • 14-Bit resolution
  • Maximum clock rate: 500 MSPS
  • Input bandwidth (3 dB): 900 MHz
  • On-chip dither
  • Analog Input buffer with high-impedance input
  • Output options:
    • Rx: decimate-by-2 and -4 options with Low-Pass lFilter
    • 200-MHz Complex bandwidth or 100-MHz real bandwidth support
    • DPD FB: 500 MSPS
  • 1.9-VPP Differential full-scale input
  • JESD204B interface:
    • Subclass 1 support
    • 1 Lane per ADC Up to 10 Gbps
    • Dedicated SYNC pin for pair of channels
  • Support for multi-chip synchronization
  • 72-Pin VQFN package (10 mm × 10 mm)
  • Key specifications:
    • Power dissipation: 675 mW/ch
    • Spectral performance (un-decimated)
      • fIN = 190 MHz IF at –1 dBFS:
        • SNR: 69.5 dBFS
        • NSD: –153.5 dBFS/Hz
        • SFDR: 86 dBc (HD2, HD3), 93 dBFS (Non HD2, HD3)
      • fIN = 370 MHz IF at –3 dBFS:
        • SNR: 68.5 dBFS
        • NSD: –152.5 dBFS/Hz
        • SFDR: 81 dBc (HD2, HD3), 86 dBFS (Non HD2, HD3)

The ADS54J66 is a low-power, wide-bandwidth, 14-bit, 500-MSPS, quad-channel, telecom receiver device. The ADS54J66 supports a JESD204B serial interface with data rates up to 10 Gbps with one lane per channel. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. The ADS54J66 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption. The digital signal processing block includes complex mixers followed by low-pass filters with decimate-by-2 and -4 options supporting up to 200-MHz receive bandwidth.

The JESD204B interface reduces the number of interface lines, thus allowing high system integration density. An internal phase-locked loop (PLL) multiplies the incoming analog-to-digital converter (ADC) sampling clock to derive the bit clock, which is used to serialize the 14-bit data from each channel.

The ADS54J66 is a low-power, wide-bandwidth, 14-bit, 500-MSPS, quad-channel, telecom receiver device. The ADS54J66 supports a JESD204B serial interface with data rates up to 10 Gbps with one lane per channel. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. The ADS54J66 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption. The digital signal processing block includes complex mixers followed by low-pass filters with decimate-by-2 and -4 options supporting up to 200-MHz receive bandwidth.

The JESD204B interface reduces the number of interface lines, thus allowing high system integration density. An internal phase-locked loop (PLL) multiplies the incoming analog-to-digital converter (ADC) sampling clock to derive the bit clock, which is used to serialize the 14-bit data from each channel.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 日期
* Data sheet ADS54J66 Quad-channel, 14-bit, 500-MSPS ADC with Integrated DDC datasheet (Rev. B) PDF | HTML 2023年 1月 3日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADS54J66EVM — ADS54J66 四通道、14 位元、500 MSPS 類比轉數位轉換器評估模組

ADS54J66EVM 是一種評估模組 (EVM)，可用於評估德州儀器 (TI) 的 ADS54J66 和 LMK04828 時鐘抖動清除器。ADS54J66 是一款低功耗、14 位元、500-MSPS 類比轉數位轉換器 (ADC)，擁有具備 JESD204B 介面的緩衝類比輸入和輸出。此 EVM 具有變壓器耦合類比輸入，可適應廣泛的訊號來源和頻率。LMK04828 為完整的 JESD204B 子類 1 計時解決方案，提供超低抖動和相位雜訊 ADC 取樣時鐘，以及系統參考時鐘和裝置取樣時鐘。

ADS54J66 和 LMK04828 是透過易於使用的軟體 GUI (...)

使用指南: PDF
TI.com 無法提供
韌體

TI204C-IP — Request for JESD204 rapid design IP

The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)

支援產品和硬體

支援產品和硬體
要求
開發模組 (EVM) 的 GUI

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

支援產品和硬體

支援產品和硬體
下載
開發模組 (EVM) 的 GUI

SLAC594 — ADS54Jxx EVM GUI

支援產品和硬體

支援產品和硬體
下載
模擬型號

ADS54J66 IBIS-AMI Model

SBAM313.ZIP (2639 KB) - IBIS-AMI Model
下載
計算工具

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體
啟動 下載
Gerber 檔案

ADS54Jxx Design File (Rev. A)

SBAC155A.ZIP (3977 KB)
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFNP (RMP) 72 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片