SPRUIM2J May 2020 – May 2026 AM2431 , AM2432 , AM2434 , AM6411 , AM6412 , AM6421 , AM6422 , AM6441 , AM6442
Commands arriving to the DDRSS0 carry the VBUSM priority whereas the DDR controller uses another priority. The MSMC2DDR bridge has the following registers for flexible mapping of the VBUSM priority to DDR controllers's priority:
This allows the system to essentially create different classes of service based on the initiator (Route ID) and the priority of the commands.
The priority map registers map the incoming priority to appropriate proirity for the DDR controller as shown in Figure 8-3.
For information about Route ID, see Section 3.7, Route ID in Chapter 3, System Interconnect.