SPRUJB3 March 2024 AM67 , AM67A , TDA4AEN-Q1 , TDA4VEN-Q1
Streaming stall handling is similar to memory to memory mode, except that final effect will be reflected in generating stall to the VPORT interface. Upon stall assertion, VISS expects no more than 2 VPORT pixel clock cycles.