产品详细信息

Function Clock buffer, Differential Additive RMS jitter (Typ) (fs) 50 Output frequency (Max) (MHz) 2000 Number of outputs 8 Output supply voltage (V) 1.8, 2.5, 3.3 Core supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 20 Features 2:8 fanout, Universal inputs Operating temperature range (C) -40 to 105 Rating Catalog Output type LVDS Input type HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
Function Clock buffer, Differential Additive RMS jitter (Typ) (fs) 50 Output frequency (Max) (MHz) 2000 Number of outputs 8 Output supply voltage (V) 1.8, 2.5, 3.3 Core supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 20 Features 2:8 fanout, Universal inputs Operating temperature range (C) -40 to 105 Rating Catalog Output type LVDS Input type HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
VQFN (RHD) 28 25 mm² 5 x 5
  • High-performance LVDS clock buffer family with 2 inputs and 4 (2:4) or 8 (2:8) outputs.
  • Output frequency up to 2 GHz.
  • Supply voltage: 1.71 V to 3.465 V
  • Low additive jitter: < maximum 60 fs RMS in 12-kHz to 20-MHz at 156.25 MHz
    • Very low phase noise floor: –164 dBc/Hz (typical)

  • Very low propagation delay: < 575 ps maximum

  • Output skew: 20 ps maximum

  • Universal inputs accept LVDS, LVPECL, LVCMOS, LP-HCSL, HCSL and CML inputs
  • LVDS reference voltage, VAC_REF, available for capacitive-coupled inputs
  • Industrial temperature range: –40°C to 105°C
  • Packages available:
    • LMK1D1204: 3-mm × 3-mm, 16-pin VQFN (RGT)

    • LMK1D1208: 5-mm × 5-mm, 28-pin VQFN (RHD)

  • High-performance LVDS clock buffer family with 2 inputs and 4 (2:4) or 8 (2:8) outputs.
  • Output frequency up to 2 GHz.
  • Supply voltage: 1.71 V to 3.465 V
  • Low additive jitter: < maximum 60 fs RMS in 12-kHz to 20-MHz at 156.25 MHz
    • Very low phase noise floor: –164 dBc/Hz (typical)

  • Very low propagation delay: < 575 ps maximum

  • Output skew: 20 ps maximum

  • Universal inputs accept LVDS, LVPECL, LVCMOS, LP-HCSL, HCSL and CML inputs
  • LVDS reference voltage, VAC_REF, available for capacitive-coupled inputs
  • Industrial temperature range: –40°C to 105°C
  • Packages available:
    • LMK1D1204: 3-mm × 3-mm, 16-pin VQFN (RGT)

    • LMK1D1208: 5-mm × 5-mm, 28-pin VQFN (RHD)

The LMK1D120x clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 4 or 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The LMK1D12x family can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, LP-HCSL, HCSL, CML or LVCMOS.

The LMK1D12x is specifically designed for driving 50-Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in Figure 8-6 must be applied to the unused negative input pin.

The IN_SEL pin selects the input which is routed to the outputs. If this pin is left open, it disables the outputs (logic low). The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in 1.8-V or 2.5-V or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature). The LMK1D12x package variant is shown in the table below:

The LMK1D120x clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 4 or 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The LMK1D12x family can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, LP-HCSL, HCSL, CML or LVCMOS.

The LMK1D12x is specifically designed for driving 50-Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in Figure 8-6 must be applied to the unused negative input pin.

The IN_SEL pin selects the input which is routed to the outputs. If this pin is left open, it disables the outputs (logic low). The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in 1.8-V or 2.5-V or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature). The LMK1D12x package variant is shown in the table below:

下载

您可能感兴趣的相似产品

open-in-new 比较产品
功能与比较器件相同但引脚有所不同。
NEW LMK1D1204 正在供货 4 通道输出 LVDS 1.8V 缓冲器 4 outputs vs. 8 outputs

技术文档

star = 有关此产品的 TI 精选热门文档
未找到结果。请清除搜索,并重试。
查看全部 2
类型 项目标题 下载最新的英语版本 日期
* 数据表 LMK1D120x Low Additive Jitter LVDS Buffer 数据表 (Rev. A) 10 Aug 2021
EVM 用户指南 LMK1D1208EVM User's Guide 04 Aug 2021

设计和开发

如需其他信息或资源,请查看下方列表,点击标题即可进入详情页面。

评估板

LMK1D1208EVM — 适用于 LMK1D1208 低抖动 2:8 LVDS 扇出缓冲器的评估模块

LMK1D1208 是一款高性能、低附加抖动 LVDS 时钟缓冲器,具有两个差分输入和八个 LVDS 输出。该评估模块 (EVM) 旨在演示 LMK1D1208 的电气性能,还可用于评估 LMK1Dxxxx 系列中的其他 28 引脚器件。为了实现出色性能,LMK1D1208EVM 配备了 50Ω SMA 连接器和阻抗控制 50Ω 微带传输线。
TI.com 無法提供
仿真模型

LMK1DX IBIS Model (Rev. A)

SNAM251A.ZIP (55 KB) - IBIS Model
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚数 下载
VQFN (RHD) 28 了解详情

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 认证摘要
  • 持续可靠性监测

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持与培训

视频