PLLATINUMSIM-SW — PLLatinum Sim Tool
PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
The CDCLVP2102 is a highly versatile, low additive jitter buffer that can generate four copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2102 clock buffer distributes two clock inputs (IN0, IN1) to four pairs of differential LVPECL clock outputs (OUT0, OUT3) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2102 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP2102 is characterized for operation from 40°C to +85°C and is available in a 3-mm × 3-mm, VQFN-16 package.
| 类型 | 标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | CDCLVP2102 Four-LVPECL Output, High-Performance Clock Buffer 数据表 (Rev. C) | PDF | HTML | 2013年 10月 25日 | ||
| 用户指南 | CDCLVP2102 User's Guide | 2009年 7月 9日 |
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
CDCLVP2102 是一款高性能、低附加相位噪声时钟缓冲器。它具有两个通用输入缓冲器,支持单端或差动时钟输入,并且每个输入可馈给 2 个 LVPECL 输出。该器件还具有片上偏压发生器,它可以为器件输入提供 LVPECL 共模电压。此评估模块 (EVM) 旨在演示 CDCLVP2102 的电性能。这个完全组装且经过工厂测试的评估板允许对 CDCLVP2102 器件的所有功能进行全面验证。为达到最佳性能,该评估板配备有 50W SMA 连接器和受控良好的 50W 阻抗微带传输线。
PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| VQFN (RGT) | 16 | Ultra Librarian |
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。
PLLatinum Sim User's Guide
PLLatinum Sim software manifest
PLLatinum Sim 1.6.9 includes the ability to manually specify points on a phase noise curve (for VCOs or other devices that do not fit the standard three-point model), and as a result the phase noise estimation for many devices which use a BAW VCO is greatly improved. Also includes a bugfix for cascading noise inputs.