产品详情

Resolution (Bits) 16 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 1000 Features Ultra High Speed Rating Catalog Interpolation 1x Power consumption (typ) (mW) 650 SFDR (dB) 81 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Int
Resolution (Bits) 16 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 1000 Features Ultra High Speed Rating Catalog Interpolation 1x Power consumption (typ) (mW) 650 SFDR (dB) 81 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Int
VQFN (RGC) 64 81 mm² 9 x 9
  • 16-Bit Digital-to-Analog Converter (DAC)
  • 1.0 GSPS Update Rate
  • 16-Bit Wideband Input LVDS Data Bus
    • 8 Sample Input FIFO
    • On-Chip Delay Lock Loop
  • High Performance
    • 73 dBc ACLR WCDMA TM1 at 180 MHz
  • On Chip 1.2 V Reference
  • Differential Scalable Output: 2 to 20 mA
  • Package: 64-Pin 9 × 9 mm QFN
  • 16-Bit Digital-to-Analog Converter (DAC)
  • 1.0 GSPS Update Rate
  • 16-Bit Wideband Input LVDS Data Bus
    • 8 Sample Input FIFO
    • On-Chip Delay Lock Loop
  • High Performance
    • 73 dBc ACLR WCDMA TM1 at 180 MHz
  • On Chip 1.2 V Reference
  • Differential Scalable Output: 2 to 20 mA
  • Package: 64-Pin 9 × 9 mm QFN

The DAC5681 is a 16-bit 1.0 GSPS digital-to-analog converter (DAC) with wideband LVDS data input and internal voltage reference. The DAC5681 offers superior linearity and noise performance.

The DAC5681 integrates a wideband LVDS port with on-chip termination, providing full 1.0 GSPS data transfer into the DAC and lower EMI than traditional CMOS data interfaces. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

The current-steering architecture of the DAC5681 consists of a segmented array of current sinking switches directing up to 20mA of full-scale current to complementary output nodes. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5681 is characterized for operation over the industrial temperature range of –40°C to 85°C and is available in a 64-pin QFN package. The device is pin upgradeable to the other members of the family: the DAC5681Z and DAC5682Z. The single-channel DAC5681Z and dual-channel DAC5682Z both provide optional 2x/4x interpolation and a clock multiplying PLL.

The DAC5681 is a 16-bit 1.0 GSPS digital-to-analog converter (DAC) with wideband LVDS data input and internal voltage reference. The DAC5681 offers superior linearity and noise performance.

The DAC5681 integrates a wideband LVDS port with on-chip termination, providing full 1.0 GSPS data transfer into the DAC and lower EMI than traditional CMOS data interfaces. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

The current-steering architecture of the DAC5681 consists of a segmented array of current sinking switches directing up to 20mA of full-scale current to complementary output nodes. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5681 is characterized for operation over the industrial temperature range of –40°C to 85°C and is available in a 64-pin QFN package. The device is pin upgradeable to the other members of the family: the DAC5681Z and DAC5682Z. The single-channel DAC5681Z and dual-channel DAC5682Z both provide optional 2x/4x interpolation and a clock multiplying PLL.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 10
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 16-bit 1.0 GSPS Digital-To-Analog Converter (DAC) . 数据表 (Rev. C) 2012年 8月 6日
模拟设计期刊 Q3 2009 Issue Analog Applications Journal 2018年 9月 24日
应用手册 High Speed, Digital-to-Analog Converters Basics (Rev. A) 2012年 10月 23日
用户指南 TSW1400 Pattern Generators 2012年 5月 3日
模拟设计期刊 Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs 2009年 7月 14日
应用手册 Passive Terminations for Current Output DACs 2008年 11月 10日
应用手册 所选封装材料的热学和电学性质 2008年 10月 16日
应用手册 高速数据转换 英语版 2008年 10月 16日
应用手册 CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
应用手册 Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

DAC5681EVM — DAC5681 评估模块

DAC5681 EVM 是能让设计者评估德州仪器 (TI) 的单通道 16 位 1.0GSPS 数模转换器 (DAC)(具有 fll 1GSPS DDR LVDS 接口)性能的电路板。EVM 提供了可在各种时钟、输入条件下测试 DAC5681 的灵活环境。它能与 TSW3100 配合使用以执行各种测试程序。TSW3100 生成了测试模式,该模式将通过 1GSPS LVDS 接口被馈送至 DAC5681EVM。DAC5681EVM 具有可使 TSW3100 板与 DAC5681EVM 同步的可编程时钟芯片。
用户指南: PDF
TI.com 上无现货
评估模块 (EVM) 用 GUI

DATACONVERTERPRO-SW High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

支持的产品和硬件

支持的产品和硬件

评估模块 (EVM) 用 GUI

SLAC497 DAC5682z EVM Software

支持的产品和硬件

支持的产品和硬件

评估模块 (EVM) 用 GUI

SLLC420 TSW3100EVM GUI v2.7

支持的产品和硬件

支持的产品和硬件

仿真模型

DAC5681, DAC5681Z, DAC5682Z IBIS Model (Rev. A)

SLLC320A.ZIP (7 KB) - IBIS Model
计算工具

SLAC169 DAC5682 LPF Calculator

支持的产品和硬件

支持的产品和硬件

模拟工具

PSPICE-FOR-TI — PSpice® for TI 设计和仿真工具

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
VQFN (RGC) 64 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频