ADS62C15

正在供货

双通道、11 位、125MSPS 模数转换器 (ADC)

立即订购

数据表

document-pdfAcrobat Dual Channel 11-Bits, 125MSPS ADC With Parallel CMOS/DDR LVDS Outputs 数据表 (Rev. E) (英语)

ADS62C15

正在供货

立即订购

产品详情

Sample rate (max) (Msps)

125

Resolution (Bits)

11

Number of input channels

2

Interface type

Serial LVDS

Analog input BW (MHz)

450

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

2

Power consumption (typ) (mW)

740

Architecture

Pipeline

SNR (dB)

67.2

ENOB (Bits)

10.8

SFDR (dB)

89

Operating temperature range (°C)

-40 to 85

Input buffer

No

Sample rate (max) (Msps)

125

Resolution (Bits)

11

Number of input channels

2

Interface type

Serial LVDS

Analog input BW (MHz)

450

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

2

Power consumption (typ) (mW)

740

Architecture

Pipeline

SNR (dB)

67.2

ENOB (Bits)

10.8

SFDR (dB)

89

Operating temperature range (°C)

-40 to 85

Input buffer

No

VQFN (RGC)

64

81 mm² (9 mm × 9 mm)

Maximum Sample Rate: 125 MSPS
11-Bit Resolution With No Missing Codes
82 dBc SFDR at Fin = 117 MHz
67 dBFS SNR at Fin = 117 MHz
77.5 dBFS SNR at Fin = 117 MHz, 20MHz bandwidth
using technology
92 dB Crosstalk
Parallel CMOS and DDR LVDS Output Options
3.5 dB Coarse Gain and Programmable Fine Gain
up to 6 dB for SNR/SFDR Trade-Off
Digital Processing Block With:
- Offset Correction
- Fine Gain Correction, in Steps of 0.05 dB
- Decimation by 2/4/8
- Built-in and Custom Programmable 24-Tap Low/High/
  Band Pass Filters
Supports Sine, LVPECL, LVDS and LVCMOS Clocks and
Amplitude Down to 400 mV_PP
Clock Duty Cycle Stabilizer
Internal Reference; Also Supports External Reference
64-QFN Package (9mm × 9mm)

Maximum Sample Rate: 125 MSPS
11-Bit Resolution With No Missing Codes
82 dBc SFDR at Fin = 117 MHz
67 dBFS SNR at Fin = 117 MHz
77.5 dBFS SNR at Fin = 117 MHz, 20MHz bandwidth
using technology
92 dB Crosstalk
Parallel CMOS and DDR LVDS Output Options
3.5 dB Coarse Gain and Programmable Fine Gain
up to 6 dB for SNR/SFDR Trade-Off
Digital Processing Block With:
- Offset Correction
- Fine Gain Correction, in Steps of 0.05 dB
- Decimation by 2/4/8
- Built-in and Custom Programmable 24-Tap Low/High/
  Band Pass Filters
Supports Sine, LVPECL, LVDS and LVCMOS Clocks and
Amplitude Down to 400 mV_PP
Clock Duty Cycle Stabilizer
Internal Reference; Also Supports External Reference
64-QFN Package (9mm × 9mm)

ADS62C15 is a dual channel 11-bit A/D converter with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges.

ADS62C15 uses proprietary technology that can be used to overcome SNR limitation due to quantization noise (for bandwidths less than Nyquist, Fs/2). It includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled.

Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62C15 includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. The device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

ADS62C15 is a dual channel 11-bit A/D converter with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges.

ADS62C15 uses proprietary technology that can be used to overcome SNR limitation due to quantization noise (for bandwidths less than Nyquist, Fs/2). It includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled.

Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62C15 includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. The device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

filter

查找其他高速 ADC (≥10 MSPS)

下载观看带字幕的视频视频

技术文档

未找到结果。请清除搜索并重试。

查看全部 13

顶层文档	类型	标题	日期
*	数据表	Dual Channel 11-Bits, 125MSPS ADC With Parallel CMOS/DDR LVDS Outputs 数据表 (Rev. E)	2012-2-9
	应用手册	Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)	2015-5-22
	应用手册	Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)	2013-7-19
	用户指南	TSW4200 Demonstration Kit User's Guide (Rev. C)	2012-10-31
	应用手册	Band-Pass Filter Design Techniques for High-Speed ADCs	2012-2-27
	应用手册	Understanding Low-Amplitude Behavior of 11-bit ADCs	2011-10-22
	应用手册	Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)	2010-9-10
	应用手册	Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio	2009-4-28
	用户指南	ADS62PxxEVM Quick Start Guide (Rev C Board) (Rev. A)	2009-4-2
	应用手册	CDCE62005 as Clock Solution for High-Speed ADCs	2008-9-4
	应用手册	CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters	2008-6-8
	应用手册	Phase Noise Performance and Jitter Cleaning Ability of CDCE72010	2008-6-2
	应用手册	QFN Layout Guidelines	2006-7-28

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

评估模块 (EVM) 用 GUI

DATACONVERTERPRO-SW — 高速数据转换器专业 GUI 安装程序，v5.31

该高速数据转换器专业版 GUI 是一款 PC（与 Windows® XP/7/10 兼容）程序，旨在帮助评估大多数 TI 高速数据转换器 [模数转换器 (ADC) 和数模转换器 (DAC)] 和模拟前端 (AFE) 平台。DATACONVERTERPRO-SW 支持整个 TSW14xxx 系列的数据采集和图形生成卡，为分析时域和频域中的数据转换器提供了快速强大的解决方案以及单音、多音和调制信号支持。此 GUI 还兼容用于快速合成单音、多音和调制信号的 TI 图形生成 GUI。

用户可以向 DATACONVERTERPRO-SW 提供自定义图形以加载到 TI DAC。支持从 ADC 捕获导出 (...)

支持的产品和硬件

下载选项

支持软件