首頁 射頻 (RF) 與微波 RF PLL 與合成器
首頁
射頻 (RF) 與微波
RF PLL 與合成器

LMX2571-EP

現行

具有 FSK 調變的強化型產品、1.34-GHz、低功耗、極端溫度射頻合成器

立即訂購
產品規格表

LMX2571-EP

現行
產品規格表 立即訂購

產品詳細資料

Frequency (max) (MHz) 1344 Frequency (min) (MHz) 10 Normalized PLL phase noise (dBc/Hz) -231 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -124 Features FSK modulation, Integer-boundary spurs (IBS) suppression, Integrated VCO, Wideband Current consumption (mA) 39 Integrated VCO Yes Operating temperature range (°C) -55 to 125 Rating HiRel Enhanced Product Lock time (µs) (typ) (s) 140
Frequency (max) (MHz) 1344 Frequency (min) (MHz) 10 Normalized PLL phase noise (dBc/Hz) -231 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -124 Features FSK modulation, Integer-boundary spurs (IBS) suppression, Integrated VCO, Wideband Current consumption (mA) 39 Integrated VCO Yes Operating temperature range (°C) -55 to 125 Rating HiRel Enhanced Product Lock time (µs) (typ) (s) 140
VQFN (RHH) 36 36 mm² 6 x 6
  • VID#: V62/21613-01XE
  • -55 °C to +125 °C Operating Temperature
  • Any Frequency From 10 MHz to 1344 MHz
  • Low Phase Noise and Spurs
    • –123 dBc/Hz at 12.5-kHz Offset at 480 MHz
    • –145 dBc/Hz at 1-MHz Offset at 480 MHz
    • Normalized PLL Noise Floor of –231 dBc/Hz
    • Spurious Better Than –75 dBc/Hz
  • New FastLock to Reduce Lock Time
  • A Novel Technique to Remove Integer Boundary Spurs
  • Integrated 5-V Charge Pump and Output Divider for External VCO Operation
  • 2-, 4-, and 8-Level or Arbitrary Level Direct Digital FSK Modulation
  • One TX/RX Output or Two Fanout Outputs
  • Low Current Consumption
    • 39-mA Typical Synthesizer Mode (Internal VCO)
    • 9-mA Typical PLL Mode (External VCO)
  • 24-Bit Fractional-N Delta Sigma Modulator
  • Functional Differences between LMX2571 vs LMX2571-EP
    • LMX2571-EP has no TrCtl Pin
    • LMX2571-EP has no OSCin* pin, Differential Mode, or Crystal Mode
  • VID#: V62/21613-01XE
  • -55 °C to +125 °C Operating Temperature
  • Any Frequency From 10 MHz to 1344 MHz
  • Low Phase Noise and Spurs
    • –123 dBc/Hz at 12.5-kHz Offset at 480 MHz
    • –145 dBc/Hz at 1-MHz Offset at 480 MHz
    • Normalized PLL Noise Floor of –231 dBc/Hz
    • Spurious Better Than –75 dBc/Hz
  • New FastLock to Reduce Lock Time
  • A Novel Technique to Remove Integer Boundary Spurs
  • Integrated 5-V Charge Pump and Output Divider for External VCO Operation
  • 2-, 4-, and 8-Level or Arbitrary Level Direct Digital FSK Modulation
  • One TX/RX Output or Two Fanout Outputs
  • Low Current Consumption
    • 39-mA Typical Synthesizer Mode (Internal VCO)
    • 9-mA Typical PLL Mode (External VCO)
  • 24-Bit Fractional-N Delta Sigma Modulator
  • Functional Differences between LMX2571 vs LMX2571-EP
    • LMX2571-EP has no TrCtl Pin
    • LMX2571-EP has no OSCin* pin, Differential Mode, or Crystal Mode

The LMX2571-EP device is a low-power, high-performance, wideband PLLatinum™ RF synthesizer that integrates a delta-sigma fractional N PLL, multiple core voltage-controlled oscillator (VCO), programmable output dividers and two output buffers. The VCO cores work up to 5.376 GHz resulting in continuous output frequency range of 10 MHz to 1344 MHz.

This synthesizer can also be used with an external VCO. To that end, a dedicated 5-V charge pump and an output divider are available for this configuration.

A unique programmable multiplier is also incorporated to help improve spurs, allowing the system to use every channel even if it falls on an integer boundary.

The output has an integrated SPDT switch that can be used as a transmit and receive switch in FDD radio application. Both outputs can also be turned on to provide 2 outputs at the same time.

The LMX2571-EP supports direct digital FSK modulation through programming or pins. Discrete level FSK, pulse shaping FSK, and analog FM modulation are supported.

A new FastLock technique can be used allowing the user to step from one frequency to the next in less than 1.5 ms even when an external VCO is used with a narrow band loop filter.

The LMX2571-EP device is a low-power, high-performance, wideband PLLatinum™ RF synthesizer that integrates a delta-sigma fractional N PLL, multiple core voltage-controlled oscillator (VCO), programmable output dividers and two output buffers. The VCO cores work up to 5.376 GHz resulting in continuous output frequency range of 10 MHz to 1344 MHz.

This synthesizer can also be used with an external VCO. To that end, a dedicated 5-V charge pump and an output divider are available for this configuration.

A unique programmable multiplier is also incorporated to help improve spurs, allowing the system to use every channel even if it falls on an integer boundary.

The output has an integrated SPDT switch that can be used as a transmit and receive switch in FDD radio application. Both outputs can also be turned on to provide 2 outputs at the same time.

The LMX2571-EP supports direct digital FSK modulation through programming or pins. Discrete level FSK, pulse shaping FSK, and analog FM modulation are supported.

A new FastLock technique can be used allowing the user to step from one frequency to the next in less than 1.5 ms even when an external VCO is used with a narrow band loop filter.
filter 尋找其它 RF PLL 與合成器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
LMX2571 現行 具頻移鍵控 (FSK) 調變的 1.34-GHz、低功耗、極端溫度射頻合成器 Commercial-grade equivalent with limited operating temperature range
功能與所比較的裝置相似
LMX2694-EP 現行 具有相位同步功能的強化型產品 15 GHz 射頻合成器 Higher frequency and higher performance synthesizer

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 7
重要文件 類型 標題 格式選項 日期
* Data sheet LMX2571-EP Low-Power, High-Performance PLLatinum RF Synthesizer With FSK Modulation datasheet (Rev. B) PDF | HTML 2022年 6月 1日
Application note Practical Clocking Considerations That Give Your Next High-Speed Converter Design an Edge (Rev. A) PDF | HTML 2025年 4月 11日
Application brief Compilation of RF Synthesizer Resources PDF | HTML 2024年 10月 22日
Technical article How to implement FM modulation PDF | HTML 2017年 8月 3日
Application note Frequency Shift Keying with LMX2571 2017年 5月 30日
Application note LMX2571 Using a Programmable Input Multiplier to Minimize Integer Boundary Spurs 2016年 1月 12日
Technical article Timing is Everything: Improving integer boundary spurs in fractional PLL synthesiz PDF | HTML 2015年 8月 5日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

支援軟體

TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

支援產品和硬體

支援產品和硬體
下載選項
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

時鐘樹架構是一款時鐘樹合成工具，可根據您的系統需求產生時鐘樹解決方案，進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料，產生系統級多晶片計時解決方案。
立即進行設計
設計工具

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

支援產品和硬體

支援產品和硬體
下載選項
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RHH) 36 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片