產品詳細資料

Frequency (max) (MHz) 15000 Frequency (min) (MHz) 40 Normalized PLL phase noise (dBc/Hz) -236 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -129 Features Phase synchronization, Programmable output power, SYSREF support (Compliant to JESD204B standard), Space grade Current consumption (mA) 360 Integrated VCO Yes Operating temperature range (°C) -55 to 125 Rating Space Lock time (µs) (typ) (s) Loop BW dependent
Frequency (max) (MHz) 15000 Frequency (min) (MHz) 40 Normalized PLL phase noise (dBc/Hz) -236 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -129 Features Phase synchronization, Programmable output power, SYSREF support (Compliant to JESD204B standard), Space grade Current consumption (mA) 360 Integrated VCO Yes Operating temperature range (°C) -55 to 125 Rating Space Lock time (µs) (typ) (s) Loop BW dependent
CFP (HBD) 64 400 mm² 20 x 20
  • Radiation specifications:
  • 40MHz to 15.2GHz output frequency
  • –110dBc/Hz phase noise at 100kHz offset with 15GHz carrier
  • 45fs RMS jitter at 8GHz (100Hz to 100MHz)
  • Programmable output power
  • PLL key specifications:
    • Figure of merit: –236dBc/Hz
    • Normalized 1/f noise: –129dBc/Hz
    • Up to 200MHz phase detector frequency
  • Synchronization of output phase across multiple devices
  • Support for SYSREF with programmable delay
  • 3.3V single power supply operation
  • 71 pre-selected pin modes
  • 11 × 11mm² 64-lead CQFP ceramic package
  • Operating temperature range: –55°C to +125°C
  • Radiation specifications:
  • 40MHz to 15.2GHz output frequency
  • –110dBc/Hz phase noise at 100kHz offset with 15GHz carrier
  • 45fs RMS jitter at 8GHz (100Hz to 100MHz)
  • Programmable output power
  • PLL key specifications:
    • Figure of merit: –236dBc/Hz
    • Normalized 1/f noise: –129dBc/Hz
    • Up to 200MHz phase detector frequency
  • Synchronization of output phase across multiple devices
  • Support for SYSREF with programmable delay
  • 3.3V single power supply operation
  • 71 pre-selected pin modes
  • 11 × 11mm² 64-lead CQFP ceramic package
  • Operating temperature range: –55°C to +125°C

The LMX2615-SP is a high performance wideband phase-locked loop (PLL) with integrated voltage controlled oscillator (VCO) and voltage regulators that can output any frequency from 40MHz and 15.2GHz without a doubler, which eliminates the need for ½ harmonic filters. The VCO on this device covers an entire octave so the frequency coverage is complete down to 40MHz. The high performance PLL with a figure of merit of –236dBc/Hz and high phase detector frequency can attain very low in-band noise and integrated jitter.

The LMX2615-SP allows users to synchronize the output of multiple instances of the device. This means that deterministic phase can be obtained from a device in any use case including the one with fractional engine or output divider enabled. The device also adds support for either generating or repeating SYSREF (compliant to JESD204B standard), making the device designed low-noise clock source for high-speed data converters.

The LMX2615-SP is a high performance wideband phase-locked loop (PLL) with integrated voltage controlled oscillator (VCO) and voltage regulators that can output any frequency from 40MHz and 15.2GHz without a doubler, which eliminates the need for ½ harmonic filters. The VCO on this device covers an entire octave so the frequency coverage is complete down to 40MHz. The high performance PLL with a figure of merit of –236dBc/Hz and high phase detector frequency can attain very low in-band noise and integrated jitter.

The LMX2615-SP allows users to synchronize the output of multiple instances of the device. This means that deterministic phase can be obtained from a device in any use case including the one with fractional engine or output divider enabled. The device also adds support for either generating or repeating SYSREF (compliant to JESD204B standard), making the device designed low-noise clock source for high-speed data converters.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
LMK04832-SP 現行 抗輻射保證 (RHA)、超低雜訊、3.2-GHz、15 輸出時脈抖動清除器 Lower frequency space synthesizer plus added jitter cleaner and clock distribution.
LMX1906-SP 現行 具有 SYSREF 和 FPGA 時鐘的抗輻射保證 (RHA) 15GHz 緩衝器、倍頻器和分頻器 Ultra low noise clock buffer to fan out the RF clock and for JESD204 data converters.
LMX2694-SEP 現行 耐輻射 15 GHz 寬頻 PLLatinum™ 射頻合成器 Variant with lower radiation rating for LEO applications.

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 17
重要文件 類型 標題 格式選項 日期
* Data sheet LMX2615-SP Space Grade 40MHz to 15GHz Wideband Synthesizer With Phase Synchronization and JESD204B Support datasheet (Rev. E) PDF | HTML 2025年 12月 11日
* SMD LMX2615-SP SMD 5962-17236 2020年 5月 19日
* Radiation & reliability report LMX2615-SP Enhanced Low Dose Rate Sensitivity (ELDRS) Characterization Radiation 2019年 8月 30日
* Radiation & reliability report Single Event Effect Report: LMX2615-SP 40MHz to 15 GHz Wideband Synthesizer 2019年 8月 30日
Application brief Allan Deviation Measurement Data from LMX2615 2025年 6月 26日
Application brief DLA Approved Optimizations for QML Products (Rev. C) PDF | HTML 2025年 6月 17日
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) PDF | HTML 2025年 6月 10日
Application note Practical Clocking Considerations That Give Your Next High-Speed Converter Design an Edge (Rev. A) PDF | HTML 2025年 4月 11日
Selection guide TI Space Products (Rev. K) 2025年 4月 4日
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) 2025年 2月 20日
Application brief Compilation of RF Synthesizer Resources PDF | HTML 2024年 10月 22日
Circuit design MASH_SEED Optimization and Impact on Spurs (LMX2820) PDF | HTML 2024年 8月 8日
Certificate LMX2615EVM-CVAL EU Declaration of Conformity (DoC) 2023年 9月 20日
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
Application note Streamline RF Synthesizer VCO Calibration and Optimize PLL Lock Time (Rev. A) 2021年 8月 27日
Technical article Why component integration carries weight for space-based PLL synthesizers PDF | HTML 2020年 2月 10日
E-book Radiation Handbook for Electronics (Rev. A) 2019年 5月 21日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

LMX2615EVM-CVAL — 航太級合成器評估模組

LMX2615EVM-CVAL 評估模組 (EVM) 專為評估 LMX2615-SP 產品而設計。它包括已組裝的 PCB,並使用 Reference Pro 對電路板進行編程,還提供了 100-MHz 輸入參考。此電路板裝配了 LMX2615W-MPR 工程樣品,可用於了解和測試航太級裝置 (5962R1723601VXC) 在室溫下的各種重要電氣規格和功能,因為這兩種裝置的針腳配置和軟體彼此相容。工程樣品尚未經歷或通過完整的航太級生產流程或測試。
使用指南: PDF | HTML
TI.com 無法提供
模擬型號

LMX2615 IBIS Model

SNAM229.ZIP (45 KB) - IBIS Model
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

時鐘樹架構是一款時鐘樹合成工具,可根據您的系統需求產生時鐘樹解決方案,進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料,產生系統級多晶片計時解決方案。
設計工具

PLLATINUMSIM-SW PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

支援產品和硬體

支援產品和硬體

下載選項
參考設計

TIDA-010191 — 航太級多通道 JESD204B 15-GHz 時脈參考設計

相位陣列天線和數位波束成形技術,是提高未來航太雷達成像和寬頻衛星通訊系統的性能的關鍵技術。數位波束成形與類比波束成形不同,通常每個天線元件需要一套資料轉換器。這些轉換器需要具有具體定義相位關係的時鐘。此參考設計展示如何透過已定義及可調整相位關係,產生低雜訊 MHz 至 GHz 時脈訊號。在發生單一事件後,甚至可能恢復時脈階段。透過操作兩個 ADC12DJ3200QML-SP 評估模組,及在 3.2 GHz 時其對應之 FPGA 架構擷取平台,以及 10-ps 板對板偏斜的情況,藉此來展示 JESD204B 支援。
Design guide: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
CFP (HBD) 64 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片