CDCLVP111-SP
- Distributes One Differential Clock Input Pair LVPECL to 10 Differential LVPECL
- Fully Compatible With LVECL and LVPECL
- Supports a Wide Supply Voltage Range From 2.375V to 3.8V
- Selectable Clock Input Through CLK_SEL
- Low-Output Skew (Typical 15ps) for
Clock-Distribution Applications
- Additive Jitter Less Than 1ps
- Propagation Delay Less Than 355ps
- Open Input Default State
- LVDS, CML, SSTL input Compatible
- VBB Reference Voltage Output for Single-Ended Clocking
- Frequency Range From DC to 3.5GHz
- Supports Defense, Aerospace, and Medical Applications
- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (–55°C to 125°C) Temperature Range (1)
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
(1)Custom temperature ranges available.
The CDCLVP111-SP clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111-SP can accept two clock sources into an input multiplexer. The CDCLVP111-SP is specifically designed for driving 50Ω transmission lines. When an output pin is not used, leaving the pin open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50Ω.
The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin must be connected to CLK0 and bypassed to GND using a 10nF capacitor.
For high-speed performance, the differential mode is strongly recommended.
The CDCLVP111-SP is characterized for operation from –55°C to 125°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CDCLVP111-SP Low-Voltage 1:10 LVPECL With Selectable Input Clock Driver datasheet (Rev. B) | PDF | HTML | 2025/3/19 | ||
| * | 輻射及可靠性報告 | CDCLVP111-SP Total Ionizing Dose (TID) Radiation Report (Rev. A) | 2020/1/7 | |||
| * | 輻射及可靠性報告 | Single-Event Effects Test Report for CDCLVP111-SP 1:10 LVPECL Clock Distributor | 2017/1/30 | |||
| * | SMD | CDCLVP111-SP SMD 5962-16207 | 2020/9/22 | |||
| 選擇指南 | TI Space Products (Rev. L) | 2026/3/27 | ||||
| Application brief | DLA Approved Optimizations for QML Products (Rev. C) | PDF | HTML | 2025/6/17 | |||
| 應用說明 | Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) | PDF | HTML | 2025/6/10 | |||
| 更多文件說明 | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) | 2025/2/20 | ||||
| 應用說明 | Single-Event Effects Confidence Interval Calculations (Rev. A) | PDF | HTML | 2022/10/19 | |||
| 電子書 | Radiation Handbook for Electronics (Rev. A) | 2019/5/21 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
CDCLVP111EVM-CVAL — CDCLVP111-SP 1:10 LVPECL 時鐘驅動器評估模組
CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體
時鐘樹架構是一款時鐘樹合成工具，可根據您的系統需求產生時鐘樹解決方案，進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料，產生系統級多晶片計時解決方案。
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
TIDA-010191 — 航太級多通道 JESD204B 15-GHz 時脈參考設計
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CFP (HFG) | 36 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。