首頁 時鐘與計時 時鐘緩衝器
首頁
時鐘與計時
時鐘緩衝器

CDCLVC1310

現行

通用輸入、10 輸出低阻抗 LVCMOS 緩衝器

立即訂購
產品規格表

CDCLVC1310

現行
產品規格表 立即訂購

產品詳細資料

Number of outputs 10 Additive RMS jitter (typ) (fs) 25 Core supply voltage (V) 2.5, 3.3 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Output skew (ps) 50 Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type HCSL, LVCMOS, LVDS, LVPECL, SSTL, XTAL
Number of outputs 10 Additive RMS jitter (typ) (fs) 25 Core supply voltage (V) 2.5, 3.3 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Output skew (ps) 50 Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type HCSL, LVCMOS, LVDS, LVPECL, SSTL, XTAL
VQFN (RHB) 32 25 mm² 5 x 5
  • High-Performance Crystal Buffer With Ultralow Noise
    Floor of –169 dBc/Hz
  • Additive Phase Noise/Jitter Performance Is
    25 fsRMS (Typ.)
  • Level Translation With 3.3-V or 2.5-V Core and
    3.3-V, 2.5-V, 1.8-V, or 1.5-V Output Supply
  • Device inputs consist of primary, secondary,
    and crystal inputs, and manually selectable
    (through pins) using the input MUX. The primary
    and secondary inputs can accept LVPECL, LVDS,
    HCSL, SSTL or LVCMOS signals and crystal input.
    • Crystal Frequencies Supported Are From
      8 MHz to 50 MHz
    • Differential and Single-Ended Input Frequencies
      Supported Are up to 200 MHz
  • 10 Single-Ended LVCMOS Outputs. The outputs can
    operate at 1.5-V, 1.8-V, 2.5-V or 3.3-V
    Power-Supply Voltage.
    • LVCMOS Outputs Operate up to 200 MHz
    • Output Skew Is 30 ps (Typical)
    • Total Propagation Delay Is 2 ns (Typical)
    • Synchronous and Glitch-Free Output Enable Is
      Available
  • Offered in QFN-32 5-mm × 5-mm Package With
    Industrial Temperature Range of –40°C to 85°C
  • Can Overdrive Crystal Input With LVCMOS Signal up to 50 MHz
  • High-Performance Crystal Buffer With Ultralow Noise
    Floor of –169 dBc/Hz
  • Additive Phase Noise/Jitter Performance Is
    25 fsRMS (Typ.)
  • Level Translation With 3.3-V or 2.5-V Core and
    3.3-V, 2.5-V, 1.8-V, or 1.5-V Output Supply
  • Device inputs consist of primary, secondary,
    and crystal inputs, and manually selectable
    (through pins) using the input MUX. The primary
    and secondary inputs can accept LVPECL, LVDS,
    HCSL, SSTL or LVCMOS signals and crystal input.
    • Crystal Frequencies Supported Are From
      8 MHz to 50 MHz
    • Differential and Single-Ended Input Frequencies
      Supported Are up to 200 MHz
  • 10 Single-Ended LVCMOS Outputs. The outputs can
    operate at 1.5-V, 1.8-V, 2.5-V or 3.3-V
    Power-Supply Voltage.
    • LVCMOS Outputs Operate up to 200 MHz
    • Output Skew Is 30 ps (Typical)
    • Total Propagation Delay Is 2 ns (Typical)
    • Synchronous and Glitch-Free Output Enable Is
      Available
  • Offered in QFN-32 5-mm × 5-mm Package With
    Industrial Temperature Range of –40°C to 85°C
  • Can Overdrive Crystal Input With LVCMOS Signal up to 50 MHz

The CDCLVC1310 is a highly versatile, low-jitter, low-power clock fanout buffer which can distribute to ten low-jitter LVCMOS clock outputs from one of three inputs, whose primary and secondary inputs can feature differential or single-ended signals and crystal input. Such a buffer is good for use in a variety of mobile and wired infrastructure, data communication, computing, low-power medical imaging, and portable test and measurement applications. When the input is an illegal level, the output is at a defined state. One can set the core to 2.5 V or 3.3 V, and output to 1.5 V, 1.8 V, 2.5 V or 3.3 V. Pin programming easily configures the CDCLVC1310. The overall additive jitter performance is 25 fsRMS (typical). The CDCLVC1310 comes in a small 32-pin 5-mm × 5-mm QFN package.

The CDCLVC1310 is a highly versatile, low-jitter, low-power clock fanout buffer which can distribute to ten low-jitter LVCMOS clock outputs from one of three inputs, whose primary and secondary inputs can feature differential or single-ended signals and crystal input. Such a buffer is good for use in a variety of mobile and wired infrastructure, data communication, computing, low-power medical imaging, and portable test and measurement applications. When the input is an illegal level, the output is at a defined state. One can set the core to 2.5 V or 3.3 V, and output to 1.5 V, 1.8 V, 2.5 V or 3.3 V. Pin programming easily configures the CDCLVC1310. The overall additive jitter performance is 25 fsRMS (typical). The CDCLVC1310 comes in a small 32-pin 5-mm × 5-mm QFN package.
filter 尋找其它 時鐘緩衝器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
CDCVF2310 現行 高性能 1:10 時鐘緩衝器，適用於一般應用，支援高達 105C High Performance 1:10 LVCMOS Clock Buffer
LMK00101 現行 具通用輸入和 10 輸出的超低抖動 LVCMOS 扇出緩衝器/位準轉換器 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 日期
* Data sheet Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator datasheet (Rev. E) 2014年 1月 6日
Application note Crystal Oscillator Performance of the CDCLVC1310 2012年 8月 9日
Application note Phase Noise Performance of CDCLVC1310 2012年 1月 26日
User guide 10-Output Low Jitter Low Power Differential to LVCMOS Clock Buffer - Evaluation 2011年 11月 29日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

CDCLVC1310-EVM — CDCLVC1310 評估模組

The CDCLVC1310 is a highly versatile, low jitter and low power clock fan out buffer, which distributes up to ten low jitter LVCMOS clock outputs. The clock is derived from one of three inputs, whose primary and secondary inputs feature differential or single-ended signals and the third input is a (...)

使用指南: PDF
TI.com 無法提供
模擬型號

CDCLVC1310 IBIS Model

SCAM053.ZIP (127 KB) - IBIS Model
下載
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

時鐘樹架構是一款時鐘樹合成工具，可根據您的系統需求產生時鐘樹解決方案，進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料，產生系統級多晶片計時解決方案。
立即進行設計
設計工具

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

支援產品和硬體

支援產品和硬體
下載選項
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RHB) 32 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片