SPRUJC6B October 2025 – April 2026 AM2752-Q1 , AM2754-Q1
The GPIO_BINTEN register provides interrupt enable/disable feature for each bank of 16 GPINT signals.