SPRUJC6B October 2025 – April 2026 AM2752-Q1 , AM2754-Q1
Compression complete interrupt is generated in Semi-CPU mode only. When the data pattern counter reaches zero, the compression complete flag is set and the interrupt is generated