SPRUJC6B October 2025 – April 2026 AM2752-Q1 , AM2754-Q1
By default, HFOSC0 is enabled after PORz. It supports a bypass mode. In this mode, an external clock can be driven on the XI Pin.