SPRUJC6B October 2025 – April 2026 AM2752-Q1 , AM2754-Q1
The UART_SYSC[1] SOFTRESET bit controls the software reset; setting this bit to 1 triggers a software reset functionally equivalent to hardware reset.