SPRUJC6B October 2025 – April 2026 AM2752-Q1 , AM2754-Q1
Each PLL in MAIN domain has a dedicated register, MAIN_CTRL_MMR_CFG0_MAIN_PLLn_CLKSEL, where n = 0, 1, 2, 4, 7, 14, 15.