SPRUJF8 May   2026 TMS320F28P551SD , TMS320F28P551SG

 

  1.   1
  2.   Read This First
    1.     About This Manual
    2.     Notational Conventions
    3.     Glossary
    4.     Related Documentation From Texas Instruments
    5.     Support Resources
    6.     Trademarks
  3. 1 C2000â„¢ Microcontrollers Software Support
    1. 1.1 Introduction
    2. 1.2 C2000Ware Structure
    3. 1.3 Documentation
    4. 1.4 Devices
    5. 1.5 Libraries
    6. 1.6 Code Composer Studioâ„¢ Integrated Development Environment (IDE)
    7. 1.7 SysConfig and PinMUX Tool
  4. 2 C28x Processor
    1. 2.1 Introduction
    2. 2.2 C28X Related Collateral
    3. 2.3 Features
    4. 2.4 Floating-Point Unit (FPU)
    5. 2.5 Trigonometric Math Unit (TMU)
    6. 2.6 VCRC Unit
  5. 3 System Control and Interrupts
    1. 3.1  Introduction
      1. 3.1.1 SYSCTL Related Collateral
      2. 3.1.2 LOCK Protection on System Configuration Registers
      3. 3.1.3 EALLOW Protection
    2. 3.2  Power Management
    3. 3.3  Device Identification and Configuration Registers
    4. 3.4  Resets
      1. 3.4.1  Reset Sources
      2. 3.4.2  External Reset (XRS)
      3. 3.4.3  Simulate External Reset (SIMRESET.XRS)
      4. 3.4.4  Power-On Reset (POR)
      5. 3.4.5  Brown-Out Reset (BOR)
      6. 3.4.6  Debugger Reset (SYSRS)
      7. 3.4.7  Simulate CPU Reset (SIMRESET)
      8. 3.4.8  Watchdog Reset (WDRS)
      9. 3.4.9  NMI Watchdog Reset (NMIWDRS)
      10. 3.4.10 DCSM Safe Code Copy Reset (SCCRESET)
    5. 3.5  Peripheral Interrupts
      1. 3.5.1 Interrupt Concepts
      2. 3.5.2 Interrupt Architecture
        1. 3.5.2.1 Peripheral Stage
        2. 3.5.2.2 PIE Stage
        3. 3.5.2.3 CPU Stage
      3. 3.5.3 Interrupt Entry Sequence
      4. 3.5.4 Configuring and Using Interrupts
        1. 3.5.4.1 Enabling Interrupts
        2. 3.5.4.2 Handling Interrupts
        3. 3.5.4.3 Disabling Interrupts
        4. 3.5.4.4 Nesting Interrupts
        5. 3.5.4.5 Vector Address Validity Check
      5. 3.5.5 PIE Channel Mapping
      6. 3.5.6 PIE Interrupt Priority
        1. 3.5.6.1 Channel Priority
        2. 3.5.6.2 Group Priority
      7. 3.5.7 System Error
      8. 3.5.8 Vector Tables
    6. 3.6  Exceptions and Non-Maskable Interrupts
      1. 3.6.1 Configuring and Using NMIs
      2. 3.6.2 Emulation Considerations
      3. 3.6.3 NMI Sources
        1. 3.6.3.1 Missing Clock Detection
        2. 3.6.3.2 RAM Uncorrectable Error
        3. 3.6.3.3 Flash Uncorrectable ECC Error
        4. 3.6.3.4 Software-Forced Error
        5. 3.6.3.5 ERAD NMI
      4. 3.6.4 Illegal Instruction Trap (ITRAP)
      5. 3.6.5 ERRORSTS Pin
    7. 3.7  Clocking
      1. 3.7.1  Clock Sources
        1. 3.7.1.1 Primary Internal Oscillator (INTOSC2)
        2. 3.7.1.2 Backup Internal Oscillator (INTOSC1)
        3. 3.7.1.3 Auxiliary Clock Input (AUXCLKIN)
        4. 3.7.1.4 External Oscillator (XTAL)
      2. 3.7.2  Derived Clocks
        1. 3.7.2.1 Oscillator Clock (OSCCLK)
        2. 3.7.2.2 System PLL Output Clock (PLLRAWCLK)
      3. 3.7.3  Device Clock Domains
        1. 3.7.3.1 System Clock (PLLSYSCLK)
        2. 3.7.3.2 CPU Clock (CPUCLK)
        3. 3.7.3.3 CPU Subsystem Clock (SYSCLK and PERx.SYSCLK)
        4. 3.7.3.4 Low-Speed Peripheral Clock (LSPCLK and PERx.LSPCLK)
        5. 3.7.3.5 CAN Bit Clock
        6. 3.7.3.6 CLB Clock
        7. 3.7.3.7 LIN Clock
        8. 3.7.3.8 CPU Timer2 Clock (TIMER2CLK)
      4. 3.7.4  XCLKOUT
      5. 3.7.5  Clock Connectivity
      6. 3.7.6  Clock Source and PLL Setup
      7. 3.7.7  Using an External Crystal or Resonator
        1. 3.7.7.1 X1/X2 Precondition Circuit
      8. 3.7.8  Using an External Oscillator
      9. 3.7.9  Choosing PLL Settings
      10. 3.7.10 System Clock Setup
      11. 3.7.11 SYS PLL Bypass
      12. 3.7.12 Clock (OSCCLK) Failure Detection
        1. 3.7.12.1 Missing Clock Detection
    8. 3.8  32-Bit CPU Timers 0/1/2
    9. 3.9  Watchdog Timer
      1. 3.9.1 Servicing the Watchdog Timer
      2. 3.9.2 Minimum Window Check
      3. 3.9.3 Watchdog Reset or Watchdog Interrupt Mode
      4. 3.9.4 Watchdog Operation in Low-Power Modes
      5. 3.9.5 Emulation Considerations
    10. 3.10 Low-Power Modes
      1. 3.10.1 Clock-Gating Low-Power Modes
      2. 3.10.2 IDLE
      3. 3.10.3 STANDBY
      4. 3.10.4 HALT
    11. 3.11 Memory Controller Module
      1. 3.11.1 Functional Description
        1. 3.11.1.1  Dedicated RAM (Mx RAM)
        2. 3.11.1.2  Local Shared RAM (LSx RAM)
        3. 3.11.1.3  Global Shared RAM (GSx RAM)
        4. 3.11.1.4  CAN Message RAM
        5. 3.11.1.5  CLA-CPU Message RAM
        6. 3.11.1.6  CLA-DMA Message RAM
        7. 3.11.1.7  Access Arbitration
        8. 3.11.1.8  Access Protection
          1. 3.11.1.8.1 CPU Fetch Protection
          2. 3.11.1.8.2 CPU Write Protection
          3. 3.11.1.8.3 CPU Read Protection
          4. 3.11.1.8.4 CLA Fetch Protection
          5. 3.11.1.8.5 CLA Write Protection
          6. 3.11.1.8.6 CLA Read Protection
          7. 3.11.1.8.7 DMA Write Protection
        9. 3.11.1.9  Memory Error Detection, Correction, and Error Handling
          1. 3.11.1.9.1 Error Detection and Correction
          2. 3.11.1.9.2 Error Handling
        10. 3.11.1.10 Application Test Hooks for Error Detection and Correction
        11. 3.11.1.11 RAM Initialization
    12. 3.12 JTAG
      1. 3.12.1 JTAG Noise and TAP_STATUS
    13. 3.13 Live Firmware Update
      1. 3.13.1 LFU Background
      2. 3.13.2 LFU Switchover Steps
      3. 3.13.3 Device Features Supporting LFU
        1. 3.13.3.1 Multi-Bank Flash
        2. 3.13.3.2 PIE Vector Table Swap
        3. 3.13.3.3 LS0/LS1 RAM Memory Swap
          1. 3.13.3.3.1 Applicability to CLA LFU
      4. 3.13.4 LFU Switchover
      5. 3.13.5 LFU Resources
    14. 3.14 System Control Register Configuration Restrictions
    15. 3.15 Software
      1. 3.15.1  SYSCTL Registers to Driverlib Functions
      2. 3.15.2  CPUTIMER Registers to Driverlib Functions
      3. 3.15.3  MEMCFG Registers to Driverlib Functions
      4. 3.15.4  PIE Registers to Driverlib Functions
      5. 3.15.5  NMI Registers to Driverlib Functions
      6. 3.15.6  XINT Registers to Driverlib Functions
      7. 3.15.7  WWD Registers to Driverlib Functions
      8. 3.15.8  SYSCTL Examples
        1. 3.15.8.1 Missing clock detection (MCD)
        2. 3.15.8.2 XCLKOUT (External Clock Output) Configuration
      9. 3.15.9  TIMER Examples
        1. 3.15.9.1 CPU Timers
        2. 3.15.9.2 CPU Timers
      10. 3.15.10 MEMCFG Examples
        1. 3.15.10.1 Correctable & Uncorrectable Memory Error Handling
        2. 3.15.10.2 Correctable & Uncorrectable Memory Error Handling
      11. 3.15.11 INTERRUPT Examples
        1. 3.15.11.1 External Interrupts (ExternalInterrupt)
        2. 3.15.11.2 Multiple interrupt handling of I2C, SCI & SPI Digital Loopback
        3. 3.15.11.3 CPU Timer Interrupt Software Prioritization
        4. 3.15.11.4 EPWM Real-Time Interrupt
      12. 3.15.12 LPM Examples
        1. 3.15.12.1 Low Power Modes: Device Idle Mode and Wakeup using GPIO
        2. 3.15.12.2 Low Power Modes: Device Idle Mode and Wakeup using Watchdog
        3. 3.15.12.3 Low Power Modes: Device Standby Mode and Wakeup using GPIO
        4. 3.15.12.4 Low Power Modes: Device Standby Mode and Wakeup using Watchdog
        5. 3.15.12.5 Low Power Modes: Halt Mode and Wakeup using GPIO
        6. 3.15.12.6 Low Power Modes: Halt Mode and Wakeup
      13. 3.15.13 WATCHDOG Examples
        1. 3.15.13.1 Watchdog
    16. 3.16 SYSCTRL Registers
      1. 3.16.1  SYSCTRL Base Address Table
      2. 3.16.2  CPUTIMER_REGS Registers
      3. 3.16.3  PIE_CTRL_REGS Registers
      4. 3.16.4  WD_REGS Registers
      5. 3.16.5  NMI_INTRUPT_REGS Registers
      6. 3.16.6  XINT_REGS Registers
      7. 3.16.7  SYNC_SOC_REGS Registers
      8. 3.16.8  DMA_CLA_SRC_SEL_REGS Registers
      9. 3.16.9  LFU_REGS Registers
      10. 3.16.10 DEV_CFG_REGS Registers
      11. 3.16.11 CLK_CFG_REGS Registers
      12. 3.16.12 CPU_SYS_REGS Registers
      13. 3.16.13 SYS_STATUS_REGS Registers
      14. 3.16.14 PERIPH_AC_REGS Registers
      15. 3.16.15 MEM_CFG_REGS Registers
      16. 3.16.16 ACCESS_PROTECTION_REGS Registers
      17. 3.16.17 MEMORY_ERROR_REGS Registers
      18. 3.16.18 TEST_ERROR_REGS Registers
      19. 3.16.19 UID_REGS Registers
  6. 4 ROM Code and Peripheral Booting
    1. 4.1 Introduction
      1. 4.1.1 ROM Related Collateral
    2. 4.2 Device Boot Sequence
    3. 4.3 Device Boot Modes
      1. 4.3.1 Default Boot Modes
      2. 4.3.2 Custom Boot Modes
    4. 4.4 Device Boot Configurations
      1. 4.4.1 Configuring Boot Mode Pins
      2. 4.4.2 Configuring Boot Mode Table Options
      3. 4.4.3 Boot Mode Example Use Cases
        1. 4.4.3.1 Zero Boot Mode Select Pins
        2. 4.4.3.2 One Boot Mode Select Pin
        3. 4.4.3.3 Three Boot Mode Select Pins
    5. 4.5 Device Boot Flow Diagrams
      1. 4.5.1 Boot Flow
      2. 4.5.2 Emulation Boot Flow
      3. 4.5.3 Standalone Boot Flow
    6. 4.6 Device Reset and Exception Handling
      1. 4.6.1 Reset Causes and Handling
      2. 4.6.2 Exceptions and Interrupts Handling
    7. 4.7 Boot ROM Description
      1. 4.7.1  Boot ROM Configuration Registers
        1. 4.7.1.1 Flash Write Protection
        2. 4.7.1.2 MPOST Configuration
      2. 4.7.2  Entry Points
      3. 4.7.3  Wait Points
      4. 4.7.4  Secure Flash Boot
        1. 4.7.4.1 Secure Flash CPU1 Linker File Example
      5. 4.7.5  Firmware Update (FWU) Flash Boot
      6. 4.7.6  Memory Maps
        1. 4.7.6.1 Boot ROM Memory Maps
        2. 4.7.6.2 CLA Data ROM Memory Maps
        3. 4.7.6.3 Reserved RAM Memory Maps
      7. 4.7.7  ROM Tables
      8. 4.7.8  Boot Modes and Loaders
        1. 4.7.8.1 Boot Modes
          1. 4.7.8.1.1 Flash Boot
          2. 4.7.8.1.2 RAM Boot
          3. 4.7.8.1.3 Wait Boot
        2. 4.7.8.2 Bootloaders
          1. 4.7.8.2.1 SCI Boot Mode
          2. 4.7.8.2.2 SPI Boot Mode
          3. 4.7.8.2.3 I2C Boot Mode
          4. 4.7.8.2.4 Parallel Boot Mode
          5. 4.7.8.2.5 CAN Boot Mode (MCAN in non-FD mode)
          6. 4.7.8.2.6 CAN-FD Boot Mode
      9. 4.7.9  GPIO Assignments
      10. 4.7.10 Secure ROM Function APIs
      11. 4.7.11 Clock Initializations
      12. 4.7.12 Boot Status Information
        1. 4.7.12.1 Booting Status
        2. 4.7.12.2 Boot Mode and MPOST (Memory Power On Self-Test) Status
      13. 4.7.13 ROM Version
    8. 4.8 Application Notes for Using the Bootloaders
      1. 4.8.1 Bootloader Data Stream Structure
        1. 4.8.1.1 Data Stream Structure 8-bit
      2. 4.8.2 The C2000 Hex Utility
        1. 4.8.2.1 HEX2000.exe Command Syntax
    9. 4.9 Software
      1. 4.9.1 BOOT Examples
  7. 5 Dual Code Security Module (DCSM)
    1. 5.1  Introduction
      1. 5.1.1 DCSM Related Collateral
    2. 5.2  Functional Description
      1. 5.2.1 Link Pointer and Zone Select Blocks
        1. 5.2.1.1 C Code Example to Get Zone Select Block Address for Zone1
      2. 5.2.2 CSM Passwords
      3. 5.2.3 Emulation Code Security Logic (ECSL)
      4. 5.2.4 CPU Secure Logic
      5. 5.2.5 Flash and RAM Security
      6. 5.2.6 Execute-Only Protection
      7. 5.2.7 Password Lock
      8. 5.2.8 JTAGLOCK
      9. 5.2.9 CRCLOCK
    3. 5.3  Incorporating Code Security in User Applications
      1. 5.3.1 Environments That Require Security Unlocking
      2. 5.3.2 CSM Password Match Flow
        1. 5.3.2.1 C Code Example to Unsecure C28x Zone1
        2. 5.3.2.2 C Code Example to Resecure C28x Zone1
      3. 5.3.3 Environments That Require ECSL Unlocking
      4. 5.3.4 ECSL Password Match Flow
        1. 5.3.4.1 ECSL Disable Considerations for any Zone
          1. 5.3.4.1.1 C Code Example to Disable ECSL for C28x Zone1
    4. 5.4  DCSM Initialization Impact on Other On-Chip Resources
    5. 5.5  Flash and OTP Erase/Program
    6. 5.6  Secure Copy Code
    7. 5.7  SecureCRC
    8. 5.8  Device Unique ID
    9. 5.9  Software
      1. 5.9.1 DCSM Registers to Driverlib Functions
      2. 5.9.2 DCSM Examples
        1. 5.9.2.1 Empty DCSM Tool Example
    10. 5.10 Security Disclaimer
    11. 5.11 DCSM Registers
      1. 5.11.1 DCSM Base Address Table
      2. 5.11.2 DCSM_Z1_REGS Registers
      3. 5.11.3 DCSM_Z2_REGS Registers
      4. 5.11.4 DCSM_COMMON_REGS Registers
      5. 5.11.5 DCSM_Z1_OTP Registers
      6. 5.11.6 DCSM_Z2_OTP Registers
  8. 6 Flash Module
    1. 6.1  Introduction to Flash and OTP Memory
      1. 6.1.1 FLASH Related Collateral
      2. 6.1.2 Features
      3. 6.1.3 Flash Tools
      4. 6.1.4 Default Flash Configuration
    2. 6.2  Flash Bank, OTP, and Pump
    3. 6.3  Flash Wrapper
    4. 6.4  Flash and OTP Memory Performance
    5. 6.5  Flash Read Interface
      1. 6.5.1 C28x-Flash Read Interface
        1. 6.5.1.1 Standard Read Mode
        2. 6.5.1.2 Prefetch Mode
        3. 6.5.1.3 Data Cache
        4. 6.5.1.4 Flash Read Operation
    6. 6.6  Flash Erase and Program
      1. 6.6.1 Erase
      2. 6.6.2 Program
      3. 6.6.3 Verify
    7. 6.7  Error Correction Code (ECC) Protection
      1. 6.7.1 Single-Bit Data Error
      2. 6.7.2 Uncorrectable Error
      3. 6.7.3 Mechanism to Check the Correctness of ECC Logic
    8. 6.8  Reserved Locations Within Flash and OTP
    9. 6.9  Migrating an Application from RAM to Flash
    10. 6.10 Procedure to Change the Flash Control Registers
    11. 6.11 Software
      1. 6.11.1 FLASH Registers to Driverlib Functions
      2. 6.11.2 FLASH Examples
        1. 6.11.2.1 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly
        2. 6.11.2.2 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly
    12. 6.12 FLASH Registers
      1. 6.12.1 FLASH Base Address Table
      2. 6.12.2 FLASH_CTRL_REGS Registers
      3. 6.12.3 FLASH_ECC_REGS Registers
  9. 7 Control Law Accelerator (CLA)
    1. 7.1 Introduction
      1. 7.1.1 Features
      2. 7.1.2 CLA Related Collateral
      3. 7.1.3 Block Diagram
    2. 7.2 CLA Interface
      1. 7.2.1 CLA Memory
      2. 7.2.2 CLA Memory Bus
      3. 7.2.3 Shared Peripherals and EALLOW Protection
      4. 7.2.4 CLA Tasks and Interrupt Vectors
    3. 7.3 CLA, DMA, and CPU Arbitration
      1. 7.3.1 CLA Message RAM
      2. 7.3.2 CLA Program Memory
      3. 7.3.3 CLA Data Memory
      4. 7.3.4 Peripheral Registers (ePWM, HRPWM, Comparator)
    4. 7.4 CLA Configuration and Debug
      1. 7.4.1 Building a CLA Application
      2. 7.4.2 Typical CLA Initialization Sequence
      3. 7.4.3 Debugging CLA Code
        1. 7.4.3.1 Breakpoint Support (MDEBUGSTOP)
      4. 7.4.4 CLA Illegal Opcode Behavior
      5. 7.4.5 Resetting the CLA
    5. 7.5 Pipeline
      1. 7.5.1 Pipeline Overview
      2. 7.5.2 CLA Pipeline Alignment
        1. 7.5.2.1 Code Fragment For MBCNDD, MCCNDD, or MRCNDD
        2.       361
        3. 7.5.2.2 Code Fragment for Loading MAR0 or MAR1
        4.       363
        5. 7.5.2.3 ADC Early Interrupt to CLA Response
      3. 7.5.3 Parallel Instructions
        1. 7.5.3.1 Math Operation with Parallel Load
        2. 7.5.3.2 Multiply with Parallel Add
      4. 7.5.4 CLA Task Execution Latency
    6. 7.6 Software
      1. 7.6.1 CLA Registers to Driverlib Functions
      2. 7.6.2 CLA Examples
        1. 7.6.2.1 CLA arcsine(x) using a lookup table (cla_asin_cpu01)
        2. 7.6.2.2 CLA arcsine(x) using a lookup table (cla_asin_cpu01)
        3. 7.6.2.3 CLA arctangent(x) using a lookup table (cla_atan_cpu01)
        4. 7.6.2.4 CLA background nesting task
        5. 7.6.2.5 Controlling PWM output using CLA
        6. 7.6.2.6 Just-in-time ADC sampling with CLA
        7. 7.6.2.7 Optimal offloading of control algorithms to CLA
        8. 7.6.2.8 Handling shared resources across C28x and CLA
    7. 7.7 Instruction Set
      1. 7.7.1 Instruction Descriptions
      2. 7.7.2 Addressing Modes and Encoding
      3. 7.7.3 Instructions
        1.       MABSF32 MRa, MRb
        2.       MADD32 MRa, MRb, MRc
        3.       MADDF32 MRa, #16FHi, MRb
        4.       MADDF32 MRa, MRb, #16FHi
        5.       MADDF32 MRa, MRb, MRc
        6.       MADDF32 MRd, MRe, MRf||MMOV32 mem32, MRa
        7.       MADDF32 MRd, MRe, MRf ||MMOV32 MRa, mem32
        8.       MAND32 MRa, MRb, MRc
        9.       MASR32 MRa, #SHIFT
        10.       MBCNDD 16BitDest [, CNDF]
        11.       MCCNDD 16BitDest [, CNDF]
        12.       MCMP32 MRa, MRb
        13.       MCMPF32 MRa, MRb
        14.       MCMPF32 MRa, #16FHi
        15.       MDEBUGSTOP
        16.       MEALLOW
        17.       MEDIS
        18.       MEINVF32 MRa, MRb
        19.       MEISQRTF32 MRa, MRb
        20.       MF32TOI16 MRa, MRb
        21.       MF32TOI16R MRa, MRb
        22.       MF32TOI32 MRa, MRb
        23.       MF32TOUI16 MRa, MRb
        24.       MF32TOUI16R MRa, MRb
        25.       MF32TOUI32 MRa, MRb
        26.       MFRACF32 MRa, MRb
        27.       MI16TOF32 MRa, MRb
        28.       MI16TOF32 MRa, mem16
        29.       MI32TOF32 MRa, mem32
        30.       MI32TOF32 MRa, MRb
        31.       MLSL32 MRa, #SHIFT
        32.       MLSR32 MRa, #SHIFT
        33.       MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32
        34.       MMAXF32 MRa, MRb
        35.       MMAXF32 MRa, #16FHi
        36.       MMINF32 MRa, MRb
        37.       MMINF32 MRa, #16FHi
        38.       MMOV16 MARx, MRa, #16I
        39.       MMOV16 MARx, mem16
        40.       MMOV16 mem16, MARx
        41.       MMOV16 mem16, MRa
        42.       MMOV32 mem32, MRa
        43.       MMOV32 mem32, MSTF
        44.       MMOV32 MRa, mem32 [, CNDF]
        45.       MMOV32 MRa, MRb [, CNDF]
        46.       MMOV32 MSTF, mem32
        47.       MMOVD32 MRa, mem32
        48.       MMOVF32 MRa, #32F
        49.       MMOVI16 MARx, #16I
        50.       MMOVI32 MRa, #32FHex
        51.       MMOVIZ MRa, #16FHi
        52.       MMOVZ16 MRa, mem16
        53.       MMOVXI MRa, #16FLoHex
        54.       MMPYF32 MRa, MRb, MRc
        55.       MMPYF32 MRa, #16FHi, MRb
        56.       MMPYF32 MRa, MRb, #16FHi
        57.       MMPYF32 MRa, MRb, MRc||MADDF32 MRd, MRe, MRf
        58.       MMPYF32 MRd, MRe, MRf ||MMOV32 MRa, mem32
        59.       MMPYF32 MRd, MRe, MRf ||MMOV32 mem32, MRa
        60.       MMPYF32 MRa, MRb, MRc ||MSUBF32 MRd, MRe, MRf
        61.       MNEGF32 MRa, MRb[, CNDF]
        62.       MNOP
        63.       MOR32 MRa, MRb, MRc
        64.       MRCNDD [CNDF]
        65.       MSETFLG FLAG, VALUE
        66.       MSTOP
        67.       MSUB32 MRa, MRb, MRc
        68.       MSUBF32 MRa, MRb, MRc
        69.       MSUBF32 MRa, #16FHi, MRb
        70.       MSUBF32 MRd, MRe, MRf ||MMOV32 MRa, mem32
        71.       MSUBF32 MRd, MRe, MRf ||MMOV32 mem32, MRa
        72.       MSWAPF MRa, MRb [, CNDF]
        73.       MTESTTF CNDF
        74.       MUI16TOF32 MRa, mem16
        75.       MUI16TOF32 MRa, MRb
        76.       MUI32TOF32 MRa, mem32
        77.       MUI32TOF32 MRa, MRb
        78.       MXOR32 MRa, MRb, MRc
    8. 7.8 CLA Registers
      1. 7.8.1 CLA Base Address Table
      2. 7.8.2 CLA_ONLY_REGS Registers
      3. 7.8.3 CLA_REGS Registers
  10. 8 Dual-Clock Comparator (DCC)
    1. 8.1 Introduction
      1. 8.1.1 Features
      2. 8.1.2 Block Diagram
    2. 8.2 Module Operation
      1. 8.2.1 Configuring DCC Counters
      2. 8.2.2 Single-Shot Measurement Mode
      3. 8.2.3 Continuous Monitoring Mode
      4. 8.2.4 Error Conditions
    3. 8.3 Interrupts
    4. 8.4 Software
      1. 8.4.1 DCC Registers to Driverlib Functions
      2. 8.4.2 DCC Examples
        1. 8.4.2.1 DCC Single shot Clock verification
        2. 8.4.2.2 DCC Single shot Clock measurement
        3. 8.4.2.3 DCC Continuous clock monitoring
        4. 8.4.2.4 DCC Continuous clock monitoring
        5. 8.4.2.5 DCC Detection of clock failure
    5. 8.5 DCC Registers
      1. 8.5.1 DCC Base Address Table
      2. 8.5.2 DCC_REGS Registers
  11. 9 General-Purpose Input/Output (GPIO)
    1. 9.1  Introduction
      1. 9.1.1 GPIO Related Collateral
    2. 9.2  Configuration Overview
    3. 9.3  Digital Inputs on ADC Pins (AIOs)
    4. 9.4  Digital Inputs and Outputs on ADC Pins (AGPIOs)
    5. 9.5  Digital General-Purpose I/O Control
    6. 9.6  Input Qualification
      1. 9.6.1 No Synchronization (Asynchronous Input)
      2. 9.6.2 Synchronization to SYSCLKOUT Only
      3. 9.6.3 Qualification Using a Sampling Window
    7. 9.7  PMBUS and I2C Signals
    8. 9.8  GPIO and Peripheral Muxing
      1. 9.8.1 GPIO Muxing
      2. 9.8.2 Peripheral Muxing
    9. 9.9  Internal Pullup Configuration Requirements
    10. 9.10 Open-Drain Configuration Requirements
    11. 9.11 Software
      1. 9.11.1 GPIO Registers to Driverlib Functions
      2. 9.11.2 GPIO Examples
        1. 9.11.2.1 Device GPIO Setup
        2. 9.11.2.2 Device GPIO Toggle
        3. 9.11.2.3 Device GPIO Interrupt
        4. 9.11.2.4 External Interrupt (XINT)
      3. 9.11.3 LED Examples
    12. 9.12 GPIO Registers
      1. 9.12.1 GPIO Base Address Table
      2. 9.12.2 GPIO_CTRL_REGS Registers
      3. 9.12.3 GPIO_DATA_REGS Registers
      4. 9.12.4 GPIO_DATA_READ_REGS Registers
  12. 10Crossbar (X-BAR)
    1. 10.1 Input X-BAR and CLB Input X-BAR
      1. 10.1.1 CLB Input X-BAR
    2. 10.2 ePWM , CLB, and GPIO Output X-BAR
      1. 10.2.1 ePWM X-BAR
        1. 10.2.1.1 ePWM X-BAR Architecture
      2. 10.2.2 CLB X-BAR
        1. 10.2.2.1 CLB X-BAR Architecture
      3. 10.2.3 GPIO Output X-BAR
        1. 10.2.3.1 GPIO Output X-BAR Architecture
      4. 10.2.4 CLB Output X-BAR
        1. 10.2.4.1 CLB Output X-BAR Architecture
      5. 10.2.5 X-BAR Flags
    3. 10.3 Software
      1. 10.3.1 INPUTXBAR Registers to Driverlib Functions
      2. 10.3.2 EPWMXBAR Registers to Driverlib Functions
      3. 10.3.3 CLBXBAR Registers to Driverlib Functions
      4. 10.3.4 OUTPUTXBAR Registers to Driverlib Functions
      5. 10.3.5 XBAR Registers to Driverlib Functions
    4. 10.4 XBAR Registers
      1. 10.4.1 XBAR Base Address Table
      2. 10.4.2 INPUT_XBAR_REGS Registers
      3. 10.4.3 XBAR_REGS Registers
      4. 10.4.4 EPWM_XBAR_REGS Registers
      5. 10.4.5 CLB_XBAR_REGS Registers
      6. 10.4.6 OUTPUT_XBAR_REGS Registers
  13. 11Direct Memory Access (DMA)
    1. 11.1 Introduction
      1. 11.1.1 Features
      2. 11.1.2 Block Diagram
    2. 11.2 Architecture
      1. 11.2.1 Peripheral Interrupt Event Trigger Sources
      2. 11.2.2 DMA Bus
    3. 11.3 Address Pointer and Transfer Control
    4. 11.4 Pipeline Timing and Throughput
    5. 11.5 CPU and CLA Arbitration
    6. 11.6 Channel Priority
      1. 11.6.1 Round-Robin Mode
      2. 11.6.2 Channel 1 High-Priority Mode
    7. 11.7 Overrun Detection Feature
    8. 11.8 Software
      1. 11.8.1 DMA Registers to Driverlib Functions
      2. 11.8.2 DMA Examples
        1. 11.8.2.1 DMA GSRAM Transfer (dma_ex1_gsram_transfer)
        2. 11.8.2.2 DMA GSRAM Transfer (dma_ex2_gsram_transfer)
    9. 11.9 DMA Registers
      1. 11.9.1 DMA Base Address Table
      2. 11.9.2 DMA_REGS Registers
      3. 11.9.3 DMA_CH_REGS Registers
  14. 12Embedded Real-time Analysis and Diagnostic (ERAD)
    1. 12.1 Introduction
      1. 12.1.1 ERAD Related Collateral
    2. 12.2 Enhanced Bus Comparator Unit
      1. 12.2.1 Enhanced Bus Comparator Unit Operations
      2. 12.2.2 Event Masking and Exporting
    3. 12.3 System Event Counter Unit
      1. 12.3.1 System Event Counter Modes
        1. 12.3.1.1 Counting Active Levels Versus Edges
        2. 12.3.1.2 Max Mode
        3. 12.3.1.3 Cumulative Mode
        4. 12.3.1.4 Input Signal Selection
      2. 12.3.2 Reset on Event
      3. 12.3.3 Operation Conditions
    4. 12.4 ERAD Ownership, Initialization and Reset
    5. 12.5 ERAD Programming Sequence
      1. 12.5.1 Hardware Breakpoint and Hardware Watch Point Programming Sequence
      2. 12.5.2 Timer and Counter Programming Sequence
    6. 12.6 Cyclic Redundancy Check Unit
      1. 12.6.1 CRC Unit Qualifier
      2. 12.6.2 CRC Unit Programming Sequence
    7. 12.7 Program Counter Trace
      1. 12.7.1 Functional Block Diagram
      2. 12.7.2 Trace Qualification Modes
        1. 12.7.2.1 Trace Qualifier Input Signals
      3. 12.7.3 Trace Memory
      4. 12.7.4 Trace Input Signal Conditioning
      5. 12.7.5 PC Trace Software Operation
      6. 12.7.6 Trace Operation in Debug Mode
    8. 12.8 Software
      1. 12.8.1 ERAD Registers to Driverlib Functions
      2. 12.8.2 ERAD Examples
        1. 12.8.2.1  ERAD Profiling Interrupts
        2. 12.8.2.2  ERAD Profile Function
        3. 12.8.2.3  ERAD Profile Function
        4. 12.8.2.4  ERAD Profile Function
        5. 12.8.2.5  ERAD HWBP Monitor Program Counter
        6. 12.8.2.6  ERAD HWBP Monitor Program Counter
        7. 12.8.2.7  ERAD HWBP Stack Overflow Detection
        8. 12.8.2.8  ERAD HWBP Stack Overflow Detection
        9. 12.8.2.9  ERAD Stack Overflow
        10. 12.8.2.10 ERAD Profile Interrupts CLA
        11. 12.8.2.11 ERAD Profiling Interrupts
        12. 12.8.2.12 ERAD Profiling Interrupts
        13. 12.8.2.13 ERAD MEMORY ACCESS RESTRICT
        14. 12.8.2.14 ERAD INTERRUPT ORDER
        15. 12.8.2.15 ERAD AND CLB
        16. 12.8.2.16 ERAD PWM PROTECTION
        17. 12.8.2.17 ERAD - External GPIO triggering NMI
    9. 12.9 ERAD Registers
      1. 12.9.1 ERAD Base Address Table
      2. 12.9.2 ERAD_GLOBAL_REGS Registers
      3. 12.9.3 ERAD_HWBP_REGS Registers
      4. 12.9.4 ERAD_COUNTER_REGS Registers
      5. 12.9.5 ERAD_CRC_GLOBAL_REGS Registers
      6. 12.9.6 ERAD_CRC_REGS Registers
      7. 12.9.7 PCTRACE_REGS Registers
      8. 12.9.8 PCTRACE_BUFFER_REGS Registers
  15. 13Analog Subsystem
    1. 13.1 Introduction
      1. 13.1.1 Features
      2. 13.1.2 Block Diagram
    2. 13.2 Optimizing Power-Up Time
    3. 13.3 Digital Inputs on ADC Pins (AIOs)
    4. 13.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)
    5. 13.5 Analog Pins and Internal Connections
    6. 13.6 Software
      1. 13.6.1 ASYSCTL Registers to Driverlib Functions
    7. 13.7 ASBSYS Registers
      1. 13.7.1 ASBSYS Base Address Table
      2. 13.7.2 ANALOG_SUBSYS_REGS Registers
  16. 14Analog-to-Digital Converter (ADC)
    1. 14.1  Introduction
      1. 14.1.1 Features
      2. 14.1.2 ADC Related Collateral
      3. 14.1.3 Block Diagram
      4.      ADC Glossary
        1. 14.1.4.1  ACQPS
        2. 14.1.4.2  ADC
        3. 14.1.4.3  ADCCLK
        4. 14.1.4.4  ADCINx
        5. 14.1.4.5  ADCINT1–ADCINT4
        6. 14.1.4.6  ADCRESULT
        7. 14.1.4.7  Acquisition window
        8. 14.1.4.8  Conversion phase
        9. 14.1.4.9  Device_cal()
        10. 14.1.4.10 DLYSTAMP
        11. 14.1.4.11 Early interrupt mode
        12. 14.1.4.12 EOC
        13. 14.1.4.13 FIFO
        14. 14.1.4.14 Filtered acquisition window
        15. 14.1.4.15 Gain calibration
        16. 14.1.4.16 Global software trigger
        17. 14.1.4.17 INPUTXBAR
        18. 14.1.4.18 Interrupt overflow
        19. 14.1.4.19 LSB
        20. 14.1.4.20 Memory crosstalk
        21. 14.1.4.21 OFFCAL
        22. 14.1.4.22 OFFREF
        23. 14.1.4.23 OTP memory
        24. 14.1.4.24 Oversampling
        25. 14.1.4.25 PGA_OF
        26. 14.1.4.26 PGA_OUT
        27. 14.1.4.27 PPB
        28. 14.1.4.28 PPB limit detection
        29. 14.1.4.29 PPB oversampling
        30. 14.1.4.30 Resolution
        31. 14.1.4.31 S+H
        32. 14.1.4.32 Sample capacitor (Ch)
        33. 14.1.4.33 Sample capacitor reset
        34. 14.1.4.34 Single-ended signal mode
        35. 14.1.4.35 SOC
        36. 14.1.4.36 SYSCLK
        37. 14.1.4.37 TRIGSEL
        38. 14.1.4.38 Trigger repeater
        39. 14.1.4.39 Two's complement
        40. 14.1.4.40 VREFHI
        41. 14.1.4.41 VREFLO
        42. 14.1.4.42 Zero-crossing detection
        43. 14.1.4.43 Zero offset calibration
    2. 14.2  ADC Configurability
      1. 14.2.1 ADC Clock Configuration
      2. 14.2.2 Resolution
      3. 14.2.3 Voltage Reference
        1. 14.2.3.1 External Reference Mode
        2. 14.2.3.2 Internal Reference Mode
        3. 14.2.3.3 Ganged References
        4. 14.2.3.4 Selecting Reference Mode
      4. 14.2.4 Signal Mode
        1. 14.2.4.1 Expected Conversion Results
        2. 14.2.4.2 Interpreting Conversion Results
    3. 14.3  SOC Principle of Operation
      1. 14.3.1 SOC Configuration
      2. 14.3.2 Trigger Operation
        1. 14.3.2.1 Global Software Trigger
        2. 14.3.2.2 Trigger Repeaters
          1. 14.3.2.2.1 Oversampling Mode
          2. 14.3.2.2.2 Undersampling Mode
          3. 14.3.2.2.3 Trigger Phase Delay
          4. 14.3.2.2.4 Re-trigger Spread
          5. 14.3.2.2.5 Trigger Repeater Configuration
            1. 14.3.2.2.5.1 Register Shadow Updates
          6. 14.3.2.2.6 Re-Trigger Logic
          7. 14.3.2.2.7 Multi-Path Triggering Behavior
      3. 14.3.3 ADC Acquisition (Sample and Hold) Window
      4. 14.3.4 Sample Capacitor Reset
      5. 14.3.5 ADC Input Models
      6. 14.3.6 Channel Selection
        1. 14.3.6.1 External Channel Selection
          1. 14.3.6.1.1 External Channel Selection Timing
    4. 14.4  SOC Configuration Examples
      1. 14.4.1 Single Conversion from ePWM Trigger
      2. 14.4.2 Oversampled Conversion from ePWM Trigger
      3. 14.4.3 Multiple Conversions from CPU Timer Trigger
      4. 14.4.4 Software Triggering of SOCs
    5. 14.5  ADC Conversion Priority
    6. 14.6  Burst Mode
      1. 14.6.1 Burst Mode Example
      2. 14.6.2 Burst Mode Priority Example
    7. 14.7  EOC and Interrupt Operation
      1. 14.7.1 Interrupt Overflow
      2. 14.7.2 Continue to Interrupt Mode
      3. 14.7.3 Early Interrupt Configuration Mode
    8. 14.8  Post-Processing Blocks
      1. 14.8.1 PPB Offset Correction
      2. 14.8.2 PPB Error Calculation
      3. 14.8.3 PPB Result Delta Calculation
      4. 14.8.4 PPB Limit Detection and Zero-Crossing Detection
        1. 14.8.4.1 PPB Digital Trip Filter
      5. 14.8.5 PPB Sample Delay Capture
      6. 14.8.6 PPB Oversampling
        1. 14.8.6.1 Accumulation, Minimum, Maximum, and Average Functions
        2. 14.8.6.2 Outlier Rejection
    9. 14.9  Opens/Shorts Detection Circuit (OSDETECT)
      1. 14.9.1 Open Short Detection Implementation
      2. 14.9.2 Detecting an Open Input Pin
      3. 14.9.3 Detecting a Shorted Input Pin
    10. 14.10 Power-Up Sequence
    11. 14.11 ADC Calibration
    12. 14.12 ADC Timings
      1. 14.12.1 ADC Timing Diagrams
      2. 14.12.2 Post-Processing Block Timings
    13. 14.13 Additional Information
      1. 14.13.1  Ensuring Synchronous Operation
        1. 14.13.1.1 Basic Synchronous Operation
        2. 14.13.1.2 Synchronous Operation with Multiple Trigger Sources
        3. 14.13.1.3 Synchronous Operation with Uneven SOC Numbers
        4. 14.13.1.4 Non-overlapping Conversions
      2. 14.13.2  Choosing an Acquisition Window Duration
      3. 14.13.3  Achieving Simultaneous Sampling
      4. 14.13.4  Result Register Mapping
      5. 14.13.5  Internal Temperature Sensor
      6. 14.13.6  Designing an External Reference Circuit
      7. 14.13.7  ADC-DAC Loopback Testing
      8. 14.13.8  Internal Test Mode
      9. 14.13.9  ADC Gain and Offset Calibration
      10. 14.13.10 ADC Zero Offset Calibration
    14. 14.14 Software
      1. 14.14.1 ADC Registers to Driverlib Functions
      2. 14.14.2 ADC Examples
        1. 14.14.2.1  ADC Software Triggering
        2. 14.14.2.2  ADC ePWM Triggering
        3. 14.14.2.3  ADC Temperature Sensor Conversion
        4. 14.14.2.4  ADC Synchronous SOC Software Force (adc_soc_software_sync)
        5. 14.14.2.5  ADC Continuous Triggering (adc_soc_continuous)
        6. 14.14.2.6  ADC Continuous Conversions Read by DMA (adc_soc_continuous_dma)
        7. 14.14.2.7  ADC PPB Offset (adc_ppb_offset)
        8. 14.14.2.8  ADC PPB Limits (adc_ppb_limits)
        9. 14.14.2.9  ADC PPB Delay Capture (adc_ppb_delay)
        10. 14.14.2.10 ADC ePWM Triggering Multiple SOC
        11. 14.14.2.11 ADC Burst Mode
        12. 14.14.2.12 ADC Burst Mode Oversampling
        13. 14.14.2.13 ADC SOC Oversampling
        14. 14.14.2.14 ADC PPB PWM trip (adc_ppb_pwm_trip)
        15. 14.14.2.15 ADC Trigger Repeater Oversampling
        16. 14.14.2.16 ADC Trigger Repeater Undersampling
    15. 14.15 ADC Registers
      1. 14.15.1 ADC Base Address Table
      2. 14.15.2 ADC_RESULT_REGS Registers
      3. 14.15.3 ADC_REGS Registers
  17. 15Buffered Digital-to-Analog Converter (DAC)
    1. 15.1 Introduction
      1. 15.1.1 DAC Related Collateral
      2. 15.1.2 DAC Features
      3. 15.1.3 Block Diagram
    2. 15.2 Using the DAC
      1. 15.2.1 Initialization Sequence
      2. 15.2.2 DAC Offset Adjustment
      3. 15.2.3 EPWMSYNCPER Signal
    3. 15.3 Lock Registers
    4. 15.4 Software
      1. 15.4.1 DAC Registers to Driverlib Functions
      2. 15.4.2 DAC Examples
        1. 15.4.2.1 Buffered DAC Enable
        2. 15.4.2.2 Buffered DAC Random
        3. 15.4.2.3 Buffered DAC Sine (buffdac_sine)
    5. 15.5 DAC Registers
      1. 15.5.1 DAC Base Address Table
      2. 15.5.2 DAC_REGS Registers
  18. 16Comparator Subsystem (CMPSS)
    1. 16.1 Introduction
      1. 16.1.1 Features
      2. 16.1.2 CMPSS Related Collateral
      3. 16.1.3 Block Diagram
    2. 16.2 Comparator
    3. 16.3 Reference DAC
    4. 16.4 Ramp Generator
      1. 16.4.1 Ramp Generator Overview
      2. 16.4.2 Ramp Generator Behavior
      3. 16.4.3 Ramp Generator Behavior at Corner Cases
    5. 16.5 Digital Filter
      1. 16.5.1 Filter Initialization Sequence
    6. 16.6 Using the CMPSS
      1. 16.6.1 LATCHCLR, EPWMSYNCPER, and EPWMBLANK Signals
      2. 16.6.2 Synchronizer, Digital Filter, and Latch Delays
      3. 16.6.3 Calibrating the CMPSS
      4. 16.6.4 Enabling and Disabling the CMPSS Clock
    7. 16.7 CMPSS DAC Output
    8. 16.8 Software
      1. 16.8.1 CMPSS Registers to Driverlib Functions
      2. 16.8.2 CMPSS Examples
        1. 16.8.2.1 CMPSS Asynchronous Trip
        2. 16.8.2.2 CMPSS Digital Filter Configuration
    9. 16.9 CMPSS Registers
      1. 16.9.1 CMPSS Base Address Table
      2. 16.9.2 CMPSS_REGS Registers
  19. 17Programmable Gain Amplifier (PGA)
    1. 17.1  Programmable Gain Amplifier (PGA) Overview
      1. 17.1.1 Features
      2. 17.1.2 Block Diagram
    2. 17.2  Linear Output Range
    3. 17.3  Gain Values
    4. 17.4  Modes of Operation
      1. 17.4.1 Buffer Mode
      2. 17.4.2 Standalone Mode
      3. 17.4.3 Non-inverting Mode
      4. 17.4.4 Subtractor Mode
    5. 17.5  External Filtering
      1. 17.5.1 Low-Pass Filter Using Internal Filter Resistor and External Capacitor
      2. 17.5.2 Single Pole Low-Pass Filter Using Internal Gain Resistor and External Capacitor
    6. 17.6  Error Calibration
      1. 17.6.1 Offset Error
      2. 17.6.2 Gain Error
    7. 17.7  Chopping Feature
    8. 17.8  Enabling and Disabling the PGA Clock
    9. 17.9  Lock Register
    10. 17.10 Analog Front-End Integration
      1. 17.10.1 Buffered DAC
      2. 17.10.2 Analog-to-Digital Converter (ADC)
        1. 17.10.2.1 Unfiltered Acquisition Window
        2. 17.10.2.2 Filtered Acquisition Window
      3. 17.10.3 Comparator Subsystem (CMPSS)
      4. 17.10.4 PGA_NEG_SHARED Feature
      5. 17.10.5 Alternate Functions
    11. 17.11 Examples
      1. 17.11.1 Non-Inverting Amplifier Using Non-Inverting Mode
      2. 17.11.2 Buffer Mode
      3. 17.11.3 Low-Side Current Sensing
      4. 17.11.4 Bidirectional Current Sensing
    12. 17.12 Software
      1. 17.12.1 PGA Registers to Driverlib Functions
      2. 17.12.2 PGA Examples
        1. 17.12.2.1 PGA DAC-ADC External Loopback Example
    13. 17.13 PGA Registers
      1. 17.13.1 PGA Base Address Table
      2. 17.13.2 PGA_REGS Registers
  20. 18Enhanced Pulse Width Modulator (ePWM)
    1. 18.1  Introduction
      1. 18.1.1 EPWM Related Collateral
      2. 18.1.2 Submodule Overview
    2. 18.2  Configuring Device Pins
    3. 18.3  ePWM Modules Overview
    4. 18.4  Time-Base (TB) Submodule
      1. 18.4.1 Purpose of the Time-Base Submodule
      2. 18.4.2 Controlling and Monitoring the Time-Base Submodule
      3. 18.4.3 Calculating PWM Period and Frequency
        1. 18.4.3.1 Time-Base Period Shadow Register
        2. 18.4.3.2 Time-Base Clock Synchronization
        3. 18.4.3.3 Time-Base Counter Synchronization
        4. 18.4.3.4 ePWM SYNC Selection
      4. 18.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules
      5. 18.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules
      6. 18.4.6 Time-Base Counter Modes and Timing Waveforms
      7. 18.4.7 Global Load
        1. 18.4.7.1 Global Load Pulse Pre-Scalar
        2. 18.4.7.2 One-Shot Load Mode
        3. 18.4.7.3 One-Shot Sync Mode
    5. 18.5  Counter-Compare (CC) Submodule
      1. 18.5.1 Purpose of the Counter-Compare Submodule
      2. 18.5.2 Controlling and Monitoring the Counter-Compare Submodule
      3. 18.5.3 Operational Highlights for the Counter-Compare Submodule
      4. 18.5.4 Count Mode Timing Waveforms
    6. 18.6  Action-Qualifier (AQ) Submodule
      1. 18.6.1 Purpose of the Action-Qualifier Submodule
      2. 18.6.2 Action-Qualifier Submodule Control and Status Register Definitions
      3. 18.6.3 Action-Qualifier Event Priority
      4. 18.6.4 AQCTLA and AQCTLB Shadow Mode Operations
      5. 18.6.5 Configuration Requirements for Common Waveforms
    7. 18.7  Dead-Band Generator (DB) Submodule
      1. 18.7.1 Purpose of the Dead-Band Submodule
      2. 18.7.2 Dead-band Submodule Additional Operating Modes
      3. 18.7.3 Operational Highlights for the Dead-Band Submodule
    8. 18.8  PWM Chopper (PC) Submodule
      1. 18.8.1 Purpose of the PWM Chopper Submodule
      2. 18.8.2 Operational Highlights for the PWM Chopper Submodule
      3. 18.8.3 Waveforms
        1. 18.8.3.1 One-Shot Pulse
        2. 18.8.3.2 Duty Cycle Control
    9. 18.9  Trip-Zone (TZ) Submodule
      1. 18.9.1 Purpose of the Trip-Zone Submodule
      2. 18.9.2 Operational Highlights for the Trip-Zone Submodule
        1. 18.9.2.1 Trip-Zone Configurations
      3. 18.9.3 Generating Trip Event Interrupts
    10. 18.10 Event-Trigger (ET) Submodule
      1. 18.10.1 Operational Overview of the ePWM Event-Trigger Submodule
    11. 18.11 Digital Compare (DC) Submodule
      1. 18.11.1 Purpose of the Digital Compare Submodule
      2. 18.11.2 Enhanced Trip Action Using CMPSS
      3. 18.11.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis
      4. 18.11.4 Operation Highlights of the Digital Compare Submodule
        1. 18.11.4.1 Digital Compare Events
        2. 18.11.4.2 Event Filtering
        3. 18.11.4.3 Valley Switching
    12. 18.12 ePWM Crossbar (X-BAR)
    13. 18.13 Applications to Power Topologies
      1. 18.13.1  Overview of Multiple Modules
      2. 18.13.2  Key Configuration Capabilities
      3. 18.13.3  Controlling Multiple Buck Converters With Independent Frequencies
      4. 18.13.4  Controlling Multiple Buck Converters With Same Frequencies
      5. 18.13.5  Controlling Multiple Half H-Bridge (HHB) Converters
      6. 18.13.6  Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM)
      7. 18.13.7  Practical Applications Using Phase Control Between PWM Modules
      8. 18.13.8  Controlling a 3-Phase Interleaved DC/DC Converter
      9. 18.13.9  Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter
      10. 18.13.10 Controlling a Peak Current Mode Controlled Buck Module
      11. 18.13.11 Controlling H-Bridge LLC Resonant Converter
    14. 18.14 Register Lock Protection
    15. 18.15 High-Resolution Pulse Width Modulator (HRPWM)
      1. 18.15.1 Operational Description of HRPWM
        1. 18.15.1.1 Controlling the HRPWM Capabilities
        2. 18.15.1.2 HRPWM Source Clock
        3. 18.15.1.3 Configuring the HRPWM
        4. 18.15.1.4 Configuring High-Resolution in Deadband Rising-Edge and Falling-Edge Delay
        5. 18.15.1.5 Principle of Operation
          1. 18.15.1.5.1 Edge Positioning
          2. 18.15.1.5.2 Scaling Considerations
          3. 18.15.1.5.3 Duty Cycle Range Limitation
          4. 18.15.1.5.4 High-Resolution Period
            1. 18.15.1.5.4.1 High-Resolution Period Configuration
        6. 18.15.1.6 Deadband High-Resolution Operation
        7. 18.15.1.7 Scale Factor Optimizing Software (SFO)
        8. 18.15.1.8 HRPWM Examples Using Optimized Assembly Code
          1. 18.15.1.8.1 #Defines for HRPWM Header Files
          2. 18.15.1.8.2 Implementing a Simple Buck Converter
            1. 18.15.1.8.2.1 HRPWM Buck Converter Initialization Code
            2. 18.15.1.8.2.2 HRPWM Buck Converter Run-Time Code
          3. 18.15.1.8.3 Implementing a DAC Function Using an R+C Reconstruction Filter
            1. 18.15.1.8.3.1 PWM DAC Function Initialization Code
            2. 18.15.1.8.3.2 PWM DAC Function Run-Time Code
      2. 18.15.2 SFO Library Software - SFO_TI_Build_V8.lib
        1. 18.15.2.1 Scale Factor Optimizer Function - int SFO()
        2. 18.15.2.2 Software Usage
          1. 18.15.2.2.1 A Sample of How to Add "Include" Files
          2.        969
          3. 18.15.2.2.2 Declaring an Element
          4.        971
          5. 18.15.2.2.3 Initializing With a Scale Factor Value
          6.        973
          7. 18.15.2.2.4 SFO Function Calls
    16. 18.16 Software
      1. 18.16.1 EPWM Registers to Driverlib Functions
      2. 18.16.2 HRPWM Registers to Driverlib Functions
      3. 18.16.3 EPWM Examples
        1. 18.16.3.1  ePWM Trip Zone
        2. 18.16.3.2  ePWM Up Down Count Action Qualifier
        3. 18.16.3.3  ePWM Synchronization
        4. 18.16.3.4  ePWM Digital Compare
        5. 18.16.3.5  ePWM Digital Compare Event Filter Blanking Window
        6. 18.16.3.6  ePWM Valley Switching
        7. 18.16.3.7  ePWM Digital Compare Edge Filter
        8. 18.16.3.8  ePWM Deadband
        9. 18.16.3.9  ePWM DMA
        10. 18.16.3.10 ePWM Chopper
        11. 18.16.3.11 EPWM Configure Signal
        12. 18.16.3.12 Realization of Monoshot mode
        13. 18.16.3.13 EPWM Action Qualifier (epwm_up_aq)
      4. 18.16.4 HRPWM Examples
        1. 18.16.4.1  HRPWM Duty Control with SFO
        2. 18.16.4.2  HRPWM Slider
        3. 18.16.4.3  HRPWM Period Control
        4. 18.16.4.4  HRPWM Duty Control with UPDOWN Mode
        5. 18.16.4.5  HRPWM Slider Test
        6. 18.16.4.6  HRPWM Duty Up Count
        7. 18.16.4.7  HRPWM Period Up-Down Count
        8. 18.16.4.8  HRPWM Duty Control with AHC Deadband
        9. 18.16.4.9  HRPWM Phase Shift Control in Up-down Counter Mode with SFO
        10. 18.16.4.10 HRPWM Deadband Control with SFO
    17. 18.17 EPWM Registers
      1. 18.17.1 EPWM Base Address Table
      2. 18.17.2 EPWM_REGS Registers
  21. 19Enhanced Capture (eCAP)
    1. 19.1 Introduction
      1. 19.1.1 ECAP Features
      2. 19.1.2 ECAP Related Collateral
    2. 19.2 Description
    3. 19.3 Configuring Device Pins for the eCAP
    4. 19.4 Capture and APWM Operating Mode
    5. 19.5 Capture Mode Description
      1. 19.5.1  Event Prescaler
      2. 19.5.2  Edge Polarity Select and Qualifier
      3. 19.5.3  Continuous/One-Shot Control
      4. 19.5.4  32-Bit Counter and Phase Control
      5. 19.5.5  CAP1-CAP4 Registers
      6. 19.5.6  eCAP Synchronization
        1. 19.5.6.1 Example 1 - Using SWSYNC with ECAP Module
      7. 19.5.7  Interrupt Control
      8. 19.5.8  DMA Interrupt
      9. 19.5.9  Shadow Load and Lockout Control
      10. 19.5.10 APWM Mode Operation
    6. 19.6 Application of the eCAP Module
      1. 19.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger
      2. 19.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger
      3. 19.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger
      4. 19.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger
    7. 19.7 Application of the APWM Mode
      1. 19.7.1 Example 1 - Simple PWM Generation (Independent Channels)
    8. 19.8 Software
      1. 19.8.1 ECAP Registers to Driverlib Functions
      2. 19.8.2 ECAP Examples
        1. 19.8.2.1 eCAP APWM Example
        2. 19.8.2.2 eCAP Capture PWM Example
        3. 19.8.2.3 eCAP APWM Phase-shift Example
    9. 19.9 ECAP Registers
      1. 19.9.1 ECAP Base Address Table
      2. 19.9.2 ECAP_REGS Registers
  22. 20Enhanced Quadrature Encoder Pulse (eQEP)
    1. 20.1  Introduction
      1. 20.1.1 EQEP Related Collateral
    2. 20.2  Configuring Device Pins
    3. 20.3  Description
      1. 20.3.1 EQEP Inputs
      2. 20.3.2 Functional Description
      3. 20.3.3 eQEP Memory Map
    4. 20.4  Quadrature Decoder Unit (QDU)
      1. 20.4.1 Position Counter Input Modes
        1. 20.4.1.1 Quadrature Count Mode
        2. 20.4.1.2 Direction-Count Mode
        3. 20.4.1.3 Up-Count Mode
        4. 20.4.1.4 Down-Count Mode
      2. 20.4.2 eQEP Input Polarity Selection
      3. 20.4.3 Position-Compare Sync Output
    5. 20.5  Position Counter and Control Unit (PCCU)
      1. 20.5.1 Position Counter Operating Modes
        1. 20.5.1.1 Position Counter Reset on Index Event (QEPCTL[PCRM] = 00)
        2. 20.5.1.2 Position Counter Reset on Maximum Position (QEPCTL[PCRM] = 01)
        3. 20.5.1.3 Position Counter Reset on the First Index Event (QEPCTL[PCRM] = 10)
        4. 20.5.1.4 Position Counter Reset on Unit Time-out Event (QEPCTL[PCRM] = 11)
      2. 20.5.2 Position Counter Latch
        1. 20.5.2.1 Index Event Latch
        2. 20.5.2.2 Strobe Event Latch
      3. 20.5.3 Position Counter Initialization
      4. 20.5.4 eQEP Position-compare Unit
    6. 20.6  eQEP Edge Capture Unit
    7. 20.7  eQEP Watchdog
    8. 20.8  eQEP Unit Timer Base
    9. 20.9  QMA Module
      1. 20.9.1 Modes of Operation
        1. 20.9.1.1 QMA Mode-1 (QMACTRL[MODE] = 1)
        2. 20.9.1.2 QMA Mode-2 (QMACTRL[MODE] = 2)
      2. 20.9.2 Interrupt and Error Generation
    10. 20.10 eQEP Interrupt Structure
    11. 20.11 Software
      1. 20.11.1 EQEP Registers to Driverlib Functions
      2. 20.11.2 EQEP Examples
        1. 20.11.2.1 Frequency Measurement Using eQEP
        2. 20.11.2.2 Position and Speed Measurement Using eQEP
        3. 20.11.2.3 Frequency Measurement Using eQEP via unit timeout interrupt
        4. 20.11.2.4 Motor speed and direction measurement using eQEP via unit timeout interrupt
    12. 20.12 EQEP Registers
      1. 20.12.1 EQEP Base Address Table
      2. 20.12.2 EQEP_REGS Registers
  23. 21Sigma Delta Filter Module (SDFM)
    1. 21.1  Introduction
      1. 21.1.1 SDFM Related Collateral
      2. 21.1.2 Features
      3. 21.1.3 Block Diagram
    2. 21.2  Configuring Device Pins
    3. 21.3  Input Qualification
    4. 21.4  Input Control Unit
    5. 21.5  SDFM Clock Control
    6. 21.6  Sinc Filter
      1. 21.6.1 Data Rate and Latency of the Sinc Filter
    7. 21.7  Data (Primary) Filter Unit
      1. 21.7.1 32-bit or 16-bit Data Filter Output Representation
      2. 21.7.2 SDSYNC Event
    8. 21.8  Comparator (Secondary) Filter Unit
      1. 21.8.1 Higher Threshold (HLT) Comparators
      2. 21.8.2 Lower Threshold (LLT) Comparators
    9. 21.9  Theoretical SDFM Filter Output
    10. 21.10 Interrupt Unit
      1. 21.10.1 SDFM (SDyERR) Interrupt Sources
    11. 21.11 Software
      1. 21.11.1 SDFM Examples
        1. 21.11.1.1 SDFM Filter Sync CPU
        2. 21.11.1.2 SDFM Filter Sync CLA
        3. 21.11.1.3 SDFM Filter Sync DMA
        4. 21.11.1.4 SDFM PWM Sync
        5. 21.11.1.5 SDFM Type 1 Filter FIFO
        6. 21.11.1.6 SDFM Filter Sync CLA
    12. 21.12 SDFM Registers
      1. 21.12.1 SDFM Base Address Table
      2. 21.12.2 SDFM_REGS Registers
  24. 22Serial Peripheral Interface (SPI)
    1. 22.1 Introduction
      1. 22.1.1 Features
      2. 22.1.2 SPI Related Collateral
      3. 22.1.3 Block Diagram
    2. 22.2 System-Level Integration
      1. 22.2.1 SPI Module Signals
      2. 22.2.2 Configuring Device Pins
        1. 22.2.2.1 GPIOs Required for High-Speed Mode
      3. 22.2.3 SPI Interrupts
      4. 22.2.4 DMA Support
    3. 22.3 SPI Operation
      1. 22.3.1  Introduction to Operation
      2. 22.3.2  Controller Mode
      3. 22.3.3  Peripheral Mode
      4. 22.3.4  Data Format
        1. 22.3.4.1 Transmission of Bit from SPIRXBUF
      5. 22.3.5  Baud Rate Selection
        1. 22.3.5.1 Baud Rate Determination
        2. 22.3.5.2 Baud Rate Calculation in Non-High Speed Mode (HS_MODE = 0)
      6. 22.3.6  SPI Clocking Schemes
      7. 22.3.7  SPI FIFO Description
      8. 22.3.8  SPI DMA Transfers
        1. 22.3.8.1 Transmitting Data Using SPI with DMA
        2. 22.3.8.2 Receiving Data Using SPI with DMA
      9. 22.3.9  SPI High-Speed Mode
      10. 22.3.10 SPI 3-Wire Mode Description
    4. 22.4 Programming Procedure
      1. 22.4.1 Initialization Upon Reset
      2. 22.4.2 Configuring the SPI
      3. 22.4.3 Configuring the SPI for High-Speed Mode
      4. 22.4.4 Data Transfer Example
      5. 22.4.5 SPI 3-Wire Mode Code Examples
        1. 22.4.5.1 3-Wire Controller Mode Transmit
        2.       1152
          1. 22.4.5.2.1 3-Wire Controller Mode Receive
        3.       1154
          1. 22.4.5.2.1 3-Wire Peripheral Mode Transmit
        4.       1156
          1. 22.4.5.2.1 3-Wire Peripheral Mode Receive
      6. 22.4.6 SPI STEINV Bit in Digital Audio Transfers
    5. 22.5 Software
      1. 22.5.1 SPI Registers to Driverlib Functions
      2. 22.5.2 SPI Examples
        1. 22.5.2.1 SPI Digital Loopback
        2. 22.5.2.2 SPI Digital Loopback with FIFO Interrupts
        3. 22.5.2.3 SPI Digital External Loopback without FIFO Interrupts
        4. 22.5.2.4 SPI Digital External Loopback with FIFO Interrupts
        5. 22.5.2.5 SPI Digital Loopback with DMA
        6. 22.5.2.6 SPI EEPROM
        7. 22.5.2.7 SPI DMA EEPROM
    6. 22.6 SPI Registers
      1. 22.6.1 SPI Base Address Table
      2. 22.6.2 SPI_REGS Registers
  25. 23Serial Communications Interface (SCI)
    1. 23.1  Introduction
      1. 23.1.1 Features
      2. 23.1.2 SCI Related Collateral
      3. 23.1.3 Block Diagram
    2. 23.2  Architecture
    3. 23.3  SCI Module Signal Summary
    4. 23.4  Configuring Device Pins
    5. 23.5  Multiprocessor and Asynchronous Communication Modes
    6. 23.6  SCI Programmable Data Format
    7. 23.7  SCI Multiprocessor Communication
      1. 23.7.1 Recognizing the Address Byte
      2. 23.7.2 Controlling the SCI TX and RX Features
      3. 23.7.3 Receipt Sequence
    8. 23.8  Idle-Line Multiprocessor Mode
      1. 23.8.1 Idle-Line Mode Steps
      2. 23.8.2 Block Start Signal
      3. 23.8.3 Wake-Up Temporary (WUT) Flag
        1. 23.8.3.1 Sending a Block Start Signal
      4. 23.8.4 Receiver Operation
    9. 23.9  Address-Bit Multiprocessor Mode
      1. 23.9.1 Sending an Address
    10. 23.10 SCI Communication Format
      1. 23.10.1 Receiver Signals in Communication Modes
      2. 23.10.2 Transmitter Signals in Communication Modes
    11. 23.11 SCI Port Interrupts
      1. 23.11.1 Break Detect
    12. 23.12 SCI Baud Rate Calculations
    13. 23.13 SCI Enhanced Features
      1. 23.13.1 SCI FIFO Description
      2. 23.13.2 SCI Auto-Baud
      3. 23.13.3 Autobaud-Detect Sequence
    14. 23.14 Software
      1. 23.14.1 SCI Registers to Driverlib Functions
      2. 23.14.2 SCI Examples
        1. 23.14.2.1 Tune Baud Rate via UART Example
        2. 23.14.2.2 SCI FIFO Digital Loop Back
        3. 23.14.2.3 SCI Digital Loop Back with Interrupts
        4. 23.14.2.4 SCI Echoback
        5. 23.14.2.5 stdout redirect example
    15. 23.15 SCI Registers
      1. 23.15.1 SCI Base Address Table
      2. 23.15.2 SCI_REGS Registers
  26. 24Fast Serial Interface (FSI)
    1. 24.1 Introduction
      1. 24.1.1 FSI Related Collateral
      2. 24.1.2 FSI Features
    2. 24.2 System-level Integration
      1. 24.2.1 CPU Interface
      2. 24.2.2 Signal Description
        1. 24.2.2.1 Configuring Device Pins
      3. 24.2.3 FSI Interrupts
        1. 24.2.3.1 Transmitter Interrupts
        2. 24.2.3.2 Receiver Interrupts
        3. 24.2.3.3 Configuring Interrupts
        4. 24.2.3.4 Handling Interrupts
      4. 24.2.4 CLA Task Triggering
      5. 24.2.5 DMA Interface
      6. 24.2.6 External Frame Trigger Mux
    3. 24.3 FSI Functional Description
      1. 24.3.1  Introduction to Operation
      2. 24.3.2  FSI Transmitter Module
        1. 24.3.2.1 Initialization
        2. 24.3.2.2 FSI_TX Clocking
        3. 24.3.2.3 Transmitting Frames
          1. 24.3.2.3.1 Software Triggered Frames
          2. 24.3.2.3.2 Externally Triggered Frames
          3. 24.3.2.3.3 Ping Frame Generation
            1. 24.3.2.3.3.1 Automatic Ping Frames
            2. 24.3.2.3.3.2 Software Triggered Ping Frame
            3. 24.3.2.3.3.3 Externally Triggered Ping Frame
          4. 24.3.2.3.4 Transmitting Frames with DMA
        4. 24.3.2.4 Transmit Buffer Management
        5. 24.3.2.5 CRC Submodule
        6. 24.3.2.6 Conditions in Which the Transmitter Must Undergo a Soft Reset
        7. 24.3.2.7 Reset
      3. 24.3.3  FSI Receiver Module
        1. 24.3.3.1  Initialization
        2. 24.3.3.2  FSI_RX Clocking
        3. 24.3.3.3  Receiving Frames
          1. 24.3.3.3.1 Receiving Frames with DMA
        4. 24.3.3.4  Ping Frame Watchdog
        5. 24.3.3.5  Frame Watchdog
        6. 24.3.3.6  Delay Line Control
        7. 24.3.3.7  Buffer Management
        8. 24.3.3.8  CRC Submodule
        9. 24.3.3.9  Using the Zero Bits of the Receiver Tag Registers
        10. 24.3.3.10 Conditions in Which the Receiver Must Undergo a Soft Reset
        11. 24.3.3.11 FSI_RX Reset
      4. 24.3.4  Frame Format
        1. 24.3.4.1 FSI Frame Phases
        2. 24.3.4.2 Frame Types
          1. 24.3.4.2.1 Ping Frames
          2. 24.3.4.2.2 Error Frames
          3. 24.3.4.2.3 Data Frames
        3. 24.3.4.3 Multi-Lane Transmission
      5. 24.3.5  Flush Sequence
      6. 24.3.6  Internal Loopback
      7. 24.3.7  CRC Generation
      8. 24.3.8  ECC Module
      9. 24.3.9  Tag Matching
      10. 24.3.10 User Data Filtering (UDATA Matching)
      11. 24.3.11 TDM Configurations
      12. 24.3.12 FSI Trigger Generation
      13. 24.3.13 FSI-SPI Compatibility Mode
        1. 24.3.13.1 Available SPI Modes
          1. 24.3.13.1.1 FSITX as SPI Controller, Transmit Only
            1. 24.3.13.1.1.1 Initialization
            2. 24.3.13.1.1.2 Operation
          2. 24.3.13.1.2 FSIRX as SPI Peripheral, Receive Only
            1. 24.3.13.1.2.1 Initialization
            2. 24.3.13.1.2.2 Operation
          3. 24.3.13.1.3 FSITX and FSIRX Emulating a Full Duplex SPI Controller
            1. 24.3.13.1.3.1 Initialization
            2. 24.3.13.1.3.2 Operation
    4. 24.4 FSI Programing Guide
      1. 24.4.1 Establishing the Communication Link
        1. 24.4.1.1 Establishing the Communication Link from the Main Device
        2. 24.4.1.2 Establishing the Communication Link from the Remote Device
      2. 24.4.2 Register Protection
      3. 24.4.3 Emulation Mode
    5. 24.5 Software
      1. 24.5.1 FSI Registers to Driverlib Functions
      2. 24.5.2 FSI Examples
        1. 24.5.2.1 FSI Loopback:CPU Control
        2. 24.5.2.2 FSI DMA frame transfers:DMA Control
        3. 24.5.2.3 FSI data transfer by external trigger
        4. 24.5.2.4 FSI data transfers upon CPU Timer event
        5. 24.5.2.5 FSI and SPI communication(fsi_ex6_spi_main_tx)
        6. 24.5.2.6 FSI and SPI communication(fsi_ex7_spi_remote_rx)
        7. 24.5.2.7 FSI P2Point Connection:Rx Side
        8. 24.5.2.8 FSI P2Point Connection:Tx Side
    6. 24.6 FSI Registers
      1. 24.6.1 FSI Base Address Table
      2. 24.6.2 FSI_TX_REGS Registers
      3. 24.6.3 FSI_RX_REGS Registers
  27. 25Inter-Integrated Circuit Module (I2C)
    1. 25.1 Introduction
      1. 25.1.1 I2C Related Collateral
      2. 25.1.2 Features
      3. 25.1.3 Features Not Supported
      4. 25.1.4 Functional Overview
      5. 25.1.5 Clock Generation
      6. 25.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH)
        1. 25.1.6.1 Formula for the Controller Clock Period
    2. 25.2 Configuring Device Pins
    3. 25.3 I2C Module Operational Details
      1. 25.3.1  Input and Output Voltage Levels
      2. 25.3.2  Selecting Pullup Resistors
      3. 25.3.3  Data Validity
      4. 25.3.4  Operating Modes
      5. 25.3.5  I2C Module START and STOP Conditions
      6. 25.3.6  Non-repeat Mode versus Repeat Mode
      7. 25.3.7  Serial Data Formats
        1. 25.3.7.1 7-Bit Addressing Format
        2. 25.3.7.2 10-Bit Addressing Format
        3. 25.3.7.3 Free Data Format
        4. 25.3.7.4 Using a Repeated START Condition
      8. 25.3.8  Clock Synchronization
      9. 25.3.9  Clock Stretching
      10. 25.3.10 Arbitration
      11. 25.3.11 Digital Loopback Mode
      12. 25.3.12 NACK Bit Generation
    4. 25.4 Interrupt Requests Generated by the I2C Module
      1. 25.4.1 Basic I2C Interrupt Requests
      2. 25.4.2 I2C FIFO Interrupts
    5. 25.5 Resetting or Disabling the I2C Module
    6. 25.6 Software
      1. 25.6.1 I2C Registers to Driverlib Functions
      2. 25.6.2 I2C Examples
        1. 25.6.2.1  C28x-I2C Library source file for FIFO interrupts
        2. 25.6.2.2  C28x-I2C Library source file for FIFO interrupts
        3. 25.6.2.3  C28x-I2C Library source file for FIFO using polling
        4. 25.6.2.4  I2C Digital Loopback with FIFO Interrupts
        5. 25.6.2.5  I2C EEPROM
        6. 25.6.2.6  I2C Digital External Loopback with FIFO Interrupts
        7. 25.6.2.7  I2C EEPROM
        8. 25.6.2.8  I2C controller target communication using FIFO interrupts
        9. 25.6.2.9  I2C EEPROM
        10. 25.6.2.10 I2C Extended Clock Stretching Controller TX
        11. 25.6.2.11 I2C Extended Clock Stretching Target RX
    7. 25.7 I2C Registers
      1. 25.7.1 I2C Base Address Table
      2. 25.7.2 I2C_REGS Registers
  28. 26Power Management Bus Module (PMBus)
    1. 26.1 Introduction
      1. 26.1.1 PMBUS Related Collateral
      2. 26.1.2 Features
      3. 26.1.3 Block Diagram
    2. 26.2 Configuring Device Pins
    3. 26.3 Target Mode Operation
      1. 26.3.1 Configuration
      2. 26.3.2 Message Handling
        1. 26.3.2.1  Quick Command
        2. 26.3.2.2  Send Byte
        3. 26.3.2.3  Receive Byte
        4. 26.3.2.4  Write Byte and Write Word
        5. 26.3.2.5  Read Byte and Read Word
        6. 26.3.2.6  Process Call
        7. 26.3.2.7  Block Write
        8. 26.3.2.8  Block Read
        9. 26.3.2.9  Block Write-Block Read Process Call
        10. 26.3.2.10 Alert Response
        11. 26.3.2.11 Extended Command
        12. 26.3.2.12 Group Command
    4. 26.4 Controller Mode Operation
      1. 26.4.1 Configuration
      2. 26.4.2 Message Handling
        1. 26.4.2.1  Quick Command
        2. 26.4.2.2  Send Byte
        3. 26.4.2.3  Receive Byte
        4. 26.4.2.4  Write Byte and Write Word
        5. 26.4.2.5  Read Byte and Read Word
        6. 26.4.2.6  Process Call
        7. 26.4.2.7  Block Write
        8. 26.4.2.8  Block Read
        9. 26.4.2.9  Block Write-Block Read Process Call
        10. 26.4.2.10 Alert Response
        11. 26.4.2.11 Extended Command
        12. 26.4.2.12 Group Command
    5. 26.5 Software
      1. 26.5.1 PMBUS Examples
        1. 26.5.1.1 PMBus in I2C Mode Controller - SINGLE_CORE
        2. 26.5.1.2 PMBus in I2C Mode Target - SINGLE_CORE
      2. 26.5.2 PMBUS Registers to Driverlib Functions
    6. 26.6 PMBUS Registers
      1. 26.6.1 PMBUS Base Address Table
      2. 26.6.2 PMBUS_REGS Registers
  29. 27Modular Controller Area Network (MCAN)
    1. 27.1 MCAN Introduction
      1. 27.1.1 MCAN Related Collateral
      2. 27.1.2 MCAN Features
    2. 27.2 MCAN Environment
    3. 27.3 CAN Network Basics
    4. 27.4 MCAN Integration
    5. 27.5 MCAN Functional Description
      1. 27.5.1  Module Clocking Requirements
      2. 27.5.2  Interrupt Requests
      3. 27.5.3  Operating Modes
        1. 27.5.3.1 Software Initialization
        2. 27.5.3.2 Normal Operation
        3. 27.5.3.3 CAN FD Operation
      4. 27.5.4  Transmitter Delay Compensation
        1. 27.5.4.1 Description
        2. 27.5.4.2 Transmitter Delay Compensation Measurement
      5. 27.5.5  Restricted Operation Mode
      6. 27.5.6  Bus Monitoring Mode
      7. 27.5.7  Disabled Automatic Retransmission (DAR) Mode
        1. 27.5.7.1 Frame Transmission in DAR Mode
      8. 27.5.8  Clock Stop Mode
        1. 27.5.8.1 Suspend Mode
        2. 27.5.8.2 Wakeup Request
      9. 27.5.9  Test Modes
        1. 27.5.9.1 External Loop Back Mode
        2. 27.5.9.2 Internal Loop Back Mode
      10. 27.5.10 Timestamp Generation
        1. 27.5.10.1 External Timestamp Counter
      11. 27.5.11 Timeout Counter
      12. 27.5.12 Safety
        1. 27.5.12.1 ECC Wrapper
        2. 27.5.12.2 ECC Aggregator
          1. 27.5.12.2.1 ECC Aggregator Overview
          2. 27.5.12.2.2 ECC Aggregator Registers
        3. 27.5.12.3 Reads to ECC Control and Status Registers
        4. 27.5.12.4 ECC Interrupts
      13. 27.5.13 Rx Handling
        1. 27.5.13.1 Acceptance Filtering
          1. 27.5.13.1.1 Range Filter
          2. 27.5.13.1.2 Filter for Specific IDs
          3. 27.5.13.1.3 Classic Bit Mask Filter
          4. 27.5.13.1.4 Standard Message ID Filtering
          5. 27.5.13.1.5 Extended Message ID Filtering
        2. 27.5.13.2 Rx FIFOs
          1. 27.5.13.2.1 Rx FIFO Blocking Mode
          2. 27.5.13.2.2 Rx FIFO Overwrite Mode
        3. 27.5.13.3 Dedicated Rx Buffers
          1. 27.5.13.3.1 Rx Buffer Handling
      14. 27.5.14 Tx Handling
        1. 27.5.14.1 Transmit Pause
        2. 27.5.14.2 Dedicated Tx Buffers
        3. 27.5.14.3 Tx FIFO
        4. 27.5.14.4 Tx Queue
        5. 27.5.14.5 Mixed Dedicated Tx Buffers/Tx FIFO
        6. 27.5.14.6 Mixed Dedicated Tx Buffers/Tx Queue
        7. 27.5.14.7 Transmit Cancellation
        8. 27.5.14.8 Tx Event Handling
      15. 27.5.15 FIFO Acknowledge Handling
      16. 27.5.16 Message RAM
        1. 27.5.16.1 Message RAM Configuration
        2. 27.5.16.2 Rx Buffer and FIFO Element
        3. 27.5.16.3 Tx Buffer Element
        4. 27.5.16.4 Tx Event FIFO Element
        5. 27.5.16.5 Standard Message ID Filter Element
        6. 27.5.16.6 Extended Message ID Filter Element
    6. 27.6 Software
      1. 27.6.1 MCAN Registers to Driverlib Functions
      2. 27.6.2 MCAN Examples
        1. 27.6.2.1  MCAN Internal Loopback with Interrupt
        2. 27.6.2.2  MCAN Loopback with Interrupts Example Using SYSCONFIG Tool
        3. 27.6.2.3  MCAN receive using Rx Buffer
        4. 27.6.2.4  MCAN External Reception (with mask filter) into RX-FIFO1
        5. 27.6.2.5  MCAN Classic frames transmission using Tx Buffer
        6. 27.6.2.6  MCAN External Reception (with RANGE filter) into RX-FIFO1
        7. 27.6.2.7  MCAN External Transmit using Tx Buffer
        8. 27.6.2.8  MCAN receive using Rx Buffer
        9. 27.6.2.9  MCAN Internal Loopback with Interrupt
        10. 27.6.2.10 MCAN External Transmit using Tx Buffer
        11. 27.6.2.11 MCAN Internal Loopback with Interrupt
    7. 27.7 MCAN Registers
      1. 27.7.1 MCAN Base Address Table
      2. 27.7.2 MCANSS_REGS Registers
      3. 27.7.3 MCAN_REGS Registers
      4. 27.7.4 MCAN_ERROR_REGS Registers
  30. 28Local Interconnect Network (LIN)
    1. 28.1 LIN Overview
      1. 28.1.1 LIN Mode Features
      2. 28.1.2 SCI Mode Features
      3. 28.1.3 LIN Related Collateral
      4. 28.1.4 Block Diagram
    2. 28.2 Serial Communications Interface Module
      1. 28.2.1 SCI Communication Formats
        1. 28.2.1.1 SCI Frame Formats
        2. 28.2.1.2 SCI Asynchronous Timing Mode
        3. 28.2.1.3 SCI Baud Rate
          1. 28.2.1.3.1 Superfractional Divider, SCI Asynchronous Mode
        4. 28.2.1.4 SCI Multiprocessor Communication Modes
          1. 28.2.1.4.1 Idle-Line Multiprocessor Modes
          2. 28.2.1.4.2 Address-Bit Multiprocessor Mode
        5. 28.2.1.5 SCI Multibuffered Mode
      2. 28.2.2 SCI Interrupts
        1. 28.2.2.1 Transmit Interrupt
        2. 28.2.2.2 Receive Interrupt
        3. 28.2.2.3 WakeUp Interrupt
        4. 28.2.2.4 Error Interrupts
      3. 28.2.3 SCI DMA Interface
        1. 28.2.3.1 Receive DMA Requests
        2. 28.2.3.2 Transmit DMA Requests
      4. 28.2.4 SCI Configurations
        1. 28.2.4.1 Receiving Data
          1. 28.2.4.1.1 Receiving Data in Single-Buffer Mode
          2. 28.2.4.1.2 Receiving Data in Multibuffer Mode
        2. 28.2.4.2 Transmitting Data
          1. 28.2.4.2.1 Transmitting Data in Single-Buffer Mode
          2. 28.2.4.2.2 Transmitting Data in Multibuffer Mode
      5. 28.2.5 SCI Low-Power Mode
        1. 28.2.5.1 Sleep Mode for Multiprocessor Communication
    3. 28.3 Local Interconnect Network Module
      1. 28.3.1 LIN Communication Formats
        1. 28.3.1.1  LIN Standards
        2. 28.3.1.2  Message Frame
          1. 28.3.1.2.1 Message Header
          2. 28.3.1.2.2 Response
        3. 28.3.1.3  Synchronizer
        4. 28.3.1.4  Baud Rate
          1. 28.3.1.4.1 Fractional Divider
          2. 28.3.1.4.2 Superfractional Divider
            1. 28.3.1.4.2.1 Superfractional Divider In LIN Mode
        5. 28.3.1.5  Header Generation
          1. 28.3.1.5.1 Event Triggered Frame Handling
          2. 28.3.1.5.2 Header Reception and Adaptive Baud Rate
        6. 28.3.1.6  Extended Frames Handling
        7. 28.3.1.7  Timeout Control
          1. 28.3.1.7.1 No-Response Error (NRE)
          2. 28.3.1.7.2 Bus Idle Detection
          3. 28.3.1.7.3 Timeout After Wakeup Signal and Timeout After Three Wakeup Signals
        8. 28.3.1.8  TXRX Error Detector (TED)
          1. 28.3.1.8.1 Bit Errors
          2. 28.3.1.8.2 Physical Bus Errors
          3. 28.3.1.8.3 ID Parity Errors
          4. 28.3.1.8.4 Checksum Errors
        9. 28.3.1.9  Message Filtering and Validation
        10. 28.3.1.10 Receive Buffers
        11. 28.3.1.11 Transmit Buffers
      2. 28.3.2 LIN Interrupts
      3. 28.3.3 Servicing LIN Interrupts
      4. 28.3.4 LIN DMA Interface
        1. 28.3.4.1 LIN Receive DMA Requests
        2. 28.3.4.2 LIN Transmit DMA Requests
      5. 28.3.5 LIN Configurations
        1. 28.3.5.1 Receiving Data
          1. 28.3.5.1.1 Receiving Data in Single-Buffer Mode
          2. 28.3.5.1.2 Receiving Data in Multibuffer Mode
        2. 28.3.5.2 Transmitting Data
          1. 28.3.5.2.1 Transmitting Data in Single-Buffer Mode
          2. 28.3.5.2.2 Transmitting Data in Multibuffer Mode
    4. 28.4 Low-Power Mode
      1. 28.4.1 Entering Sleep Mode
      2. 28.4.2 Wakeup
      3. 28.4.3 Wakeup Timeouts
    5. 28.5 Emulation Mode
    6. 28.6 Software
      1. 28.6.1 LIN Registers to Driverlib Functions
      2. 28.6.2 LIN Examples
        1. 28.6.2.1 LIN Internal Loopback with Interrupts
        2. 28.6.2.2 LIN SCI Mode Internal Loopback with Interrupts
        3. 28.6.2.3 LIN SCI MODE Internal Loopback with DMA
        4. 28.6.2.4 LIN Internal Loopback without interrupts(polled mode)
        5. 28.6.2.5 LIN SCI MODE (Single Buffer) Internal Loopback with DMA
    7. 28.7 LIN Registers
      1. 28.7.1 LIN Base Address Table
      2. 28.7.2 LIN_REGS Registers
  31. 29Configurable Logic Block (CLB)
    1. 29.1 Introduction
      1. 29.1.1 CLB Related Collateral
    2. 29.2 Description
      1. 29.2.1 CLB Clock
    3. 29.3 CLB Input/Output Connection
      1. 29.3.1 Overview
      2. 29.3.2 CLB Input Selection
      3. 29.3.3 CLB Output Selection
      4. 29.3.4 CLB Output Signal Multiplexer
    4. 29.4 CLB Tile
      1. 29.4.1 Static Switch Block
      2. 29.4.2 Counter Block
        1. 29.4.2.1 Counter Description
        2. 29.4.2.2 Counter Operation
        3. 29.4.2.3 Serializer Mode
        4. 29.4.2.4 Linear Feedback Shift Register (LFSR) Mode
      3. 29.4.3 FSM Block
      4. 29.4.4 LUT4 Block
      5. 29.4.5 Output LUT Block
      6. 29.4.6 Asynchronous Output Conditioning (AOC) Block
      7. 29.4.7 High Level Controller (HLC)
        1. 29.4.7.1 High Level Controller Events
        2. 29.4.7.2 High Level Controller Instructions
        3. 29.4.7.3 <Src> and <Dest>
        4. 29.4.7.4 Operation of the PUSH and PULL Instructions (Overflow and Underflow Detection)
    5. 29.5 CPU Interface
      1. 29.5.1 Register Description
      2. 29.5.2 Non-Memory Mapped Registers
    6. 29.6 DMA Access
    7. 29.7 CLB Data Export Through SPI RX Buffer
    8. 29.8 Software
      1. 29.8.1 CLB Registers to Driverlib Functions
      2. 29.8.2 CLB Examples
        1. 29.8.2.1  CLB Empty Project
        2. 29.8.2.2  CLB Combinational Logic
        3. 29.8.2.3  CLB GPIO Input Filter
        4. 29.8.2.4  CLB Auxiliary PWM
        5. 29.8.2.5  CLB PWM Protection
        6. 29.8.2.6  CLB Event Window
        7. 29.8.2.7  CLB Signal Generator
        8. 29.8.2.8  CLB State Machine
        9. 29.8.2.9  CLB External Signal AND Gate
        10. 29.8.2.10 CLB Timer
        11. 29.8.2.11 CLB Timer Two States
        12. 29.8.2.12 CLB Interrupt Tag
        13. 29.8.2.13 CLB Output Intersect
        14. 29.8.2.14 CLB PUSH PULL
        15. 29.8.2.15 CLB Multi Tile
        16. 29.8.2.16 CLB Tile to Tile Delay
        17. 29.8.2.17 CLB Glue Logic
        18. 29.8.2.18 CLB based One-shot PWM
        19. 29.8.2.19 CLB AOC Control
        20. 29.8.2.20 CLB AOC Release Control
        21. 29.8.2.21 CLB XBARs
        22. 29.8.2.22 CLB AOC Control
        23. 29.8.2.23 CLB Serializer
        24. 29.8.2.24 CLB LFSR
        25. 29.8.2.25 CLB Lock Output Mask
        26. 29.8.2.26 CLB INPUT Pipeline Mode
        27. 29.8.2.27 CLB Clocking and PIPELINE Mode
        28. 29.8.2.28 CLB SPI Data Export
        29. 29.8.2.29 CLB SPI Data Export DMA
        30. 29.8.2.30 CLB Trip Zone Timestamp
        31. 29.8.2.31 CLB CRC
        32. 29.8.2.32 CLB TDM Serial Port
        33. 29.8.2.33 CLB LED Driver
    9. 29.9 CLB Registers
      1. 29.9.1 CLB Base Address Table
      2. 29.9.2 CLB_LOGIC_CONFIG_REGS Registers
      3. 29.9.3 CLB_LOGIC_CONTROL_REGS Registers
      4. 29.9.4 CLB_DATA_EXCHANGE_REGS Registers
  32. 30Advanced Encryption Standard (AES) Accelerator
    1. 30.1 Introduction
      1. 30.1.1 AES Block Diagram
        1. 30.1.1.1 Interfaces
        2. 30.1.1.2 AES Subsystem
        3. 30.1.1.3 AES Wide-Bus Engine
      2. 30.1.2 AES Algorithm
    2. 30.2 AES Operating Modes
      1. 30.2.1  GCM Operation
      2. 30.2.2  CCM Operation
      3. 30.2.3  XTS Operation
      4. 30.2.4  ECB Feedback Mode
      5. 30.2.5  CBC Feedback Mode
      6. 30.2.6  CTR and ICM Feedback Modes
      7. 30.2.7  CFB Mode
      8. 30.2.8  F8 Mode
      9. 30.2.9  F9 Operation
      10. 30.2.10 CBC-MAC Operation
    3. 30.3 Extended and Combined Modes of Operations
      1. 30.3.1 GCM Protocol Operation
      2. 30.3.2 CCM Protocol Operation
      3. 30.3.3 Hardware Requests
    4. 30.4 AES Module Programming Guide
      1. 30.4.1 AES Low-Level Programming Models
        1. 30.4.1.1 Global Initialization
        2. 30.4.1.2 AES Operating Modes Configuration
        3. 30.4.1.3 AES Mode Configurations
        4. 30.4.1.4 AES Events Servicing
    5. 30.5 Software
      1. 30.5.1 AES Registers to Driverlib Functions
      2. 30.5.2 AES_SS Registers to Driverlib Functions
      3. 30.5.3 AES Examples
        1. 30.5.3.1 AES ECB Encryption Example
        2. 30.5.3.2 AES ECB De-cryption Example
        3. 30.5.3.3 AES GCM Encryption Example
        4. 30.5.3.4 AES GCM Decryption Example
        5. 30.5.3.5 AES CBC Encryption Example
        6. 30.5.3.6 AES CBC De-cryption Example
        7. 30.5.3.7 AES CMAC Authentication Example
    6. 30.6 AES Registers
      1. 30.6.1 AES Base Address Table
      2. 30.6.2 AES_REGS Registers
      3. 30.6.3 AES_SS_REGS Registers
  33. 31Embedded Pattern Generator (EPG)
    1. 31.1 Introduction
      1. 31.1.1 Features
      2. 31.1.2 EPG Block Diagram
      3. 31.1.3 EPG Related Collateral
    2. 31.2 Clock Generator Modules
      1. 31.2.1 DCLK (50% duty cycle clock)
      2. 31.2.2 Clock Stop
    3. 31.3 Signal Generator Module
    4. 31.4 EPG Peripheral Signal Mux Selection
    5. 31.5 Application Software Notes
    6. 31.6 EPG Example Use Cases
      1. 31.6.1 EPG Example: Synchronous Clocks with Offset
        1. 31.6.1.1 Synchronous Clocks with Offset Register Configuration
      2. 31.6.2 EPG Example: Serial Data Bit Stream (LSB first)
        1. 31.6.2.1 Serial Data Bit Stream (LSB first) Register Configuration
      3. 31.6.3 EPG Example: Serial Data Bit Stream (MSB first)
        1. 31.6.3.1 Serial Data Bit Stream (MSB first) Register Configuration
    7. 31.7 EPG Interrupt
    8. 31.8 Software
      1. 31.8.1 EPG Registers to Driverlib Functions
      2. 31.8.2 EPG Examples
        1. 31.8.2.1 EPG Generating Synchronous Clocks
        2. 31.8.2.2 EPG Generating Two Offset Clocks
        3. 31.8.2.3 EPG Generating Two Offset Clocks With SIGGEN
        4. 31.8.2.4 EPG Generate Serial Data
        5. 31.8.2.5 EPG Generate Serial Data Shift Mode
    9. 31.9 EPG Registers
      1. 31.9.1 EPG Base Address Table
      2. 31.9.2 EPG_REGS Registers
      3. 31.9.3 EPG_MUX_REGS Registers
  34. 32Revision History

21.12.2 SDFM_REGS Registers

Table 21-9 lists the memory-mapped registers for the SDFM_REGS registers. All register offset addresses not listed in Table 21-9 should be considered as reserved locations and the register contents should not be modified.

Table 21-9 SDFM_REGS Registers
OffsetAcronymRegister NameWrite ProtectionSection
0hSDIFLGSD Interrupt Flag RegisterGo
2hSDIFLGCLRSD Interrupt Flag Clear RegisterGo
4hSDCTLSD Control RegisterEALLOWGo
6hSDMFILENSD Master Filter EnableEALLOWGo
7hSDSTATUSSD Status RegisterGo
8hSDINTMODESD Interrupt Mode registerGo
10hSDCTLPARM1Control Parameter Register for Ch1EALLOWGo
11hSDDFPARM1Data Filter Parameter Register for Ch1EALLOWGo
12hSDDPARM1Data Parameter Register for Ch1EALLOWGo
13hSDFLT1CMPH1High-level Threshold Register for Ch1EALLOWGo
14hSDFLT1CMPL1Low-level Threshold Register for Ch1EALLOWGo
15hSDCPARM1Comparator Filter Parameter Register for Ch1EALLOWGo
16hSDDATA1Data Filter Data Register (16 or 32bit) for Ch1Go
18hSDDATFIFO1Filter Data FIFO Output(32b) for Ch1Go
1AhSDCDATA1Comparator Filter Data Register (16b) for Ch1Go
1BhSDFLT1CMPH2Second high level threhold for CH1EALLOWGo
1ChSDFLT1CMPHZHigh-level (Z) Threshold Register for Ch1EALLOWGo
1DhSDFIFOCTL1FIFO Control Register for Ch1EALLOWGo
1EhSDSYNC1SD Filter Sync control for Ch1EALLOWGo
1FhSDFLT1CMPL2Second low level threhold for CH1EALLOWGo
20hSDCTLPARM2Control Parameter Register for Ch2EALLOWGo
21hSDDFPARM2Data Filter Parameter Register for Ch2EALLOWGo
22hSDDPARM2Data Parameter Register for Ch2EALLOWGo
23hSDFLT2CMPH1High-level Threshold Register for Ch2EALLOWGo
24hSDFLT2CMPL1Low-level Threshold Register for Ch2EALLOWGo
25hSDCPARM2Comparator Filter Parameter Register for Ch2EALLOWGo
26hSDDATA2Data Filter Data Register (16 or 32bit) for Ch2Go
28hSDDATFIFO2Filter Data FIFO Output(32b) for Ch2Go
2AhSDCDATA2Comparator Filter Data Register (16b) for Ch2Go
2BhSDFLT2CMPH2Second high level threhold for CH2EALLOWGo
2ChSDFLT2CMPHZHigh-level (Z) Threshold Register for Ch2EALLOWGo
2DhSDFIFOCTL2FIFO Control Register for Ch2EALLOWGo
2EhSDSYNC2SD Filter Sync control for Ch2EALLOWGo
2FhSDFLT2CMPL2Second low level threhold for CH2EALLOWGo
30hSDCTLPARM3Control Parameter Register for Ch3EALLOWGo
31hSDDFPARM3Data Filter Parameter Register for Ch3EALLOWGo
32hSDDPARM3Data Parameter Register for Ch3EALLOWGo
33hSDFLT3CMPH1High-level Threshold Register for Ch3EALLOWGo
34hSDFLT3CMPL1Low-level Threshold Register for Ch3EALLOWGo
35hSDCPARM3Comparator Filter Parameter Register for Ch3EALLOWGo
36hSDDATA3Data Filter Data Register (16 or 32bit) for Ch3Go
38hSDDATFIFO3Filter Data FIFO Output(32b) for Ch3Go
3AhSDCDATA3Comparator Filter Data Register (16b) for Ch3Go
3BhSDFLT3CMPH2Second high level threhold for CH3EALLOWGo
3ChSDFLT3CMPHZHigh-level (Z) Threshold Register for Ch3EALLOWGo
3DhSDFIFOCTL3FIFO Control Register for Ch3EALLOWGo
3EhSDSYNC3SD Filter Sync control for Ch3EALLOWGo
3FhSDFLT3CMPL2Second low level threhold for CH3EALLOWGo
40hSDCTLPARM4Control Parameter Register for Ch4EALLOWGo
41hSDDFPARM4Data Filter Parameter Register for Ch4EALLOWGo
42hSDDPARM4Data Parameter Register for Ch4EALLOWGo
43hSDFLT4CMPH1High-level Threshold Register for Ch4EALLOWGo
44hSDFLT4CMPL1Low-level Threshold Register for Ch4EALLOWGo
45hSDCPARM4Comparator Filter Parameter Register for Ch4EALLOWGo
46hSDDATA4Data Filter Data Register (16 or 32bit) for Ch4Go
48hSDDATFIFO4Filter Data FIFO Output(32b) for Ch4Go
4AhSDCDATA4Comparator Filter Data Register (16b) for Ch4Go
4BhSDFLT4CMPH2Second high level threhold for CH4EALLOWGo
4ChSDFLT4CMPHZHigh-level (Z) Threshold Register for Ch4EALLOWGo
4DhSDFIFOCTL4FIFO Control Register for Ch4EALLOWGo
4EhSDSYNC4SD Filter Sync control for Ch4EALLOWGo
4FhSDFLT4CMPL2Second low level threhold for CH4EALLOWGo
60hSDCOMP1CTLSD Comparator event filter1 Control RegisterEALLOWGo
61hSDCOMP1EVT2FLTCTLCOMPL/CEVT2 Digital filter1 Control RegisterEALLOWGo
62hSDCOMP1EVT2FLTCLKCTLCOMPL/CEVT2 Digital filter1 Clock Control RegisterEALLOWGo
63hSDCOMP1EVT1FLTCTLCOMPH/CEVT1 Digital filter1 Control RegisterEALLOWGo
64hSDCOMP1EVT1FLTCLKCTLCOMPH/CEVT1 Digital filter1 Clock Control RegisterEALLOWGo
67hSDCOMP1LOCKSD compartor event filter1 Lock RegisterEALLOWGo
68hSDCOMP2CTLSD Comparator event filter2 Control RegisterEALLOWGo
69hSDCOMP2EVT2FLTCTLCOMPL/CEVT2 Digital filter2 Control RegisterEALLOWGo
6AhSDCOMP2EVT2FLTCLKCTLCOMPL/CEVT2 Digital filter2 Clock Control RegisterEALLOWGo
6BhSDCOMP2EVT1FLTCTLCOMPH/CEVT1 Digital filter2 Control RegisterEALLOWGo
6ChSDCOMP2EVT1FLTCLKCTLCOMPH/CEVT1 Digital filter2 Clock Control RegisterEALLOWGo
6FhSDCOMP2LOCKSD compartor event filter2 Lock RegisterEALLOWGo
70hSDCOMP3CTLSD Comparator event filter3 Control RegisterEALLOWGo
71hSDCOMP3EVT2FLTCTLCOMPL/CEVT2 Digital filter3 Control RegisterEALLOWGo
72hSDCOMP3EVT2FLTCLKCTLCOMPL/CEVT2 Digital filter3 Clock Control RegisterEALLOWGo
73hSDCOMP3EVT1FLTCTLCOMPH/CEVT1 Digital filter3 Control RegisterEALLOWGo
74hSDCOMP3EVT1FLTCLKCTLCOMPH/CEVT1 Digital filter3 Clock Control RegisterEALLOWGo
77hSDCOMP3LOCKSD compartor event filter3 Lock RegisterEALLOWGo
78hSDCOMP4CTLSD Comparator event filter4 Control RegisterEALLOWGo
79hSDCOMP4EVT2FLTCTLCOMPL/CEVT2 Digital filter4 Control RegisterEALLOWGo
7AhSDCOMP4EVT2FLTCLKCTLCOMPL/CEVT2 Digital filter4 Clock Control RegisterEALLOWGo
7BhSDCOMP4EVT1FLTCTLCOMPH/CEVT1 Digital filter4 Control RegisterEALLOWGo
7ChSDCOMP4EVT1FLTCLKCTLCOMPH/CEVT1 Digital filter4 Clock Control RegisterEALLOWGo
7FhSDCOMP4LOCKSD compartor event filter4 Lock RegisterEALLOWGo

Complex bit access types are encoded to fit into small table cells. Table 21-10 shows the codes that are used for access types in this section.

Table 21-10 SDFM_REGS Access Type Codes
Access TypeCodeDescription
Read Type
RRRead
R-0R
-0		Read
Returns 0s
Write Type
WWWrite
W1SW
1S		Write
1 to set
WSonceW
Sonce		Write
Set once
Reset or Default Value
-nValue after reset or the default value
Register Array Variables
i,j,k,l,m,nWhen these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
yWhen this variable is used in a register name, an offset, or an address it refers to the value of a register array.

21.12.2.1 SDIFLG Register (Offset = 0h) [Reset = 00000000h]

SDIFLG is shown in Figure 21-13 and described in Table 21-11.

Return to the Summary Table.

SD Interrupt Flag Register

Figure 21-13 SDIFLG Register
3130292827262524
MIFRESERVED
R-0hR-0-0h
2322212019181716
SDFFINT4SDFFINT3SDFFINT2SDFFINT1SDFFOVF4SDFFOVF3SDFFOVF2SDFFOVF1
R-0hR-0hR-0hR-0hR-0hR-0hR-0hR-0h
15141312111098
AF4AF3AF2AF1MF4MF3MF2MF1
R-0hR-0hR-0hR-0hR-0hR-0hR-0hR-0h
76543210
FLT4_FLG_CEVT2FLT4_FLG_CEVT1FLT3_FLG_CEVT2FLT3_FLG_CEVT1FLT2_FLG_CEVT2FLT2_FLG_CEVT1FLT1_FLG_CEVT2FLT1_FLG_CEVT1
R-0hR-0hR-0hR-0hR-0hR-0hR-0hR-0h
Table 21-11 SDIFLG Register Field Descriptions
BitFieldTypeResetDescription
31MIFR0hSet whenever any 'error' interrupt (MF1-4,IFL1-4,IFH1-4,SDFFOVF1-4) is active

Reset type: SYSRSn

30-24RESERVEDR-00hReserved
23SDFFINT4R0hSDFIFO data ready interrupt for Ch4

Reset type: SYSRSn

22SDFFINT3R0hSDFIFO data ready interrupt for Ch3

Reset type: SYSRSn

21SDFFINT2R0hSDFIFO data ready interrupt for Ch2

Reset type: SYSRSn

20SDFFINT1R0hSDFIFO data ready interrupt for Ch1

0: SDFIFO data ready interrupt has NOT occurred

1: SDFIFO data ready interrupt has occurred

Reset type: SYSRSn

19SDFFOVF4R0hFIFO Overflow Flag for Ch4

Reset type: SYSRSn

18SDFFOVF3R0hFIFO Overflow Flag for Ch3

Reset type: SYSRSn

17SDFFOVF2R0hFIFO Overflow Flag for Ch2

Reset type: SYSRSn

16SDFFOVF1R0hFIFO Overflow Flag for Ch1

0 - FIFO has not overflowed

1 - FIFO overflowed. # words received in FIFO > FIFO depth (16), NEW word is lost

Reset type: SYSRSn

15AF4R0hAcknowledge flag for Filter 4

0: No new data available for Filter (in non-FIFO mode)

1: New data available for Filter (in non-FIFO mode)

Reset type: SYSRSn

14AF3R0hAcknowledge flag for Filter 3

0: No new data available for Filter (in non-FIFO mode)

1: New data available for Filter (in non-FIFO mode)

Reset type: SYSRSn

13AF2R0hAcknowledge flag for Filter 2

0: No new data available for Filter (in non-FIFO mode)

1: New data available for Filter (in non-FIFO mode)

Reset type: SYSRSn

12AF1R0hAcknowledge flag for Filter 1

0: No new data available for Filter (in non-FIFO mode)

1: New data available for Filter (in non-FIFO mode)

Reset type: SYSRSn

11MF4R0hModulator Failure for Filter 4

0: Modulator is operating normally for Filter

1: Modulator failure for Filter

Reset type: SYSRSn

10MF3R0hModulator Failure for Filter 3

0: Modulator is operating normally for Filter

1: Modulator failure for Filter

Reset type: SYSRSn

9MF2R0hModulator Failure for Filter 2

0: Modulator is operating normally for Filter

1: Modulator failure for Filter

Reset type: SYSRSn

8MF1R0hModulator Failure for Filter 1

0: Modulator is operating normally for Filter

1: Modulator failure for Filter

Reset type: SYSRSn

7FLT4_FLG_CEVT2R0hCEVT2 Interrupt flag for filter4

0: CEVT2 event has not occured

1: CEVT2 event has occurred

Reset type: SYSRSn

6FLT4_FLG_CEVT1R0hCEVT1 Interrupt flag for filter4

0: CEVT1 event has not occured

1: CEVT1 event has occurred

Reset type: SYSRSn

5FLT3_FLG_CEVT2R0hCEVT2 Interrupt flag for filter3

0: CEVT2 event has not occured

1: CEVT2 event has occurred

Reset type: SYSRSn

4FLT3_FLG_CEVT1R0hCEVT1 Interrupt flag for filter3

0: CEVT1 event has not occured

1: CEVT1 event has occurred

Reset type: SYSRSn

3FLT2_FLG_CEVT2R0hCEVT2 Interrupt flag for filter2

0: CEVT2 event has not occured

1: CEVT2 event has occurred

Reset type: SYSRSn

2FLT2_FLG_CEVT1R0hCEVT1 Interrupt flag for filter2

0: CEVT1 event has not occured

1: CEVT1 event has occurred

Reset type: SYSRSn

1FLT1_FLG_CEVT2R0hCEVT2 Interrupt flag for filter1

0: CEVT2 event has not occured

1: CEVT2 event has occurred

Reset type: SYSRSn

0FLT1_FLG_CEVT1R0hCEVT1 Interrupt flag for filter1

0: CEVT1 event has not occured

1: CEVT1 event has occurred

Reset type: SYSRSn

21.12.2.2 SDIFLGCLR Register (Offset = 2h) [Reset = 00000000h]

SDIFLGCLR is shown in Figure 21-14 and described in Table 21-12.

Return to the Summary Table.

SD Module Interrupt Flag Clear Bits:

Writing a '1' will clear the respective flag bit in the SDIFLG register.
Writes of '0' are ignored.

Note: If user writes a '1' to clear a bit on the same cycle that the hardware is trying to set the bit to '1', then hardware has priority and the bit will not be cleared.

Figure 21-14 SDIFLGCLR Register
3130292827262524
MIFRESERVED
R-0/W1S-0hR-0-0h
2322212019181716
SDFFINT4SDFFINT3SDFFINT2SDFFINT1SDFFOVF4SDFFOVF3SDFFOVF2SDFFOVF1
R-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0h
15141312111098
AF4AF3AF2AF1MF4MF3MF2MF1
R-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0h
76543210
FLT4_FLG_CEVT2FLT4_FLG_CEVT1FLT3_FLG_CEVT2FLT3_FLG_CEVT1FLT2_FLG_CEVT2FLT2_FLG_CEVT1FLT1_FLG_CEVT2FLT1_FLG_CEVT1
R-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0h
Table 21-12 SDIFLGCLR Register Field Descriptions
BitFieldTypeResetDescription
31MIFR-0/W1S0hFlag-clear bit for SDFM Master Interrupt flag.

Writing a 1 to clear MIF flag in SDIFLG register

Writes of '0' are ignored.

Note: If the MIF flag is cleared and other Interrupts are still pending, MIF will again be set to 1 on the following SysClk cycle, and the INT output will be reasserted (pulsed low)

Reset type: SYSRSn

30-24RESERVEDR-00hReserved
23SDFFINT4R-0/W1S0hSDFIFO data ready Interrupt flag-clear bit for Ch4

Reset type: SYSRSn

22SDFFINT3R-0/W1S0hSDFIFO data ready Interrupt flag-clear bit for Ch3

Reset type: SYSRSn

21SDFFINT2R-0/W1S0hSDFIFO data ready Interrupt flag-clear bit for Ch2

Reset type: SYSRSn

20SDFFINT1R-0/W1S0hSDFIFO data ready Interrupt flag-clear bit for Ch1

Reset type: SYSRSn

19SDFFOVF4R-0/W1S0hSDFIFO overflow clear Ch4

Reset type: SYSRSn

18SDFFOVF3R-0/W1S0hSDFIFO overflow clear Ch3

Reset type: SYSRSn

17SDFFOVF2R-0/W1S0hSDFIFO overflow clear Ch2

Reset type: SYSRSn

16SDFFOVF1R-0/W1S0hSDFIFO overflow clear Ch1

Reset type: SYSRSn

15AF4R-0/W1S0hFlag-clear bit for Acknowledge flag for Filter 4

Reset type: SYSRSn

14AF3R-0/W1S0hFlag Clear bit for AF3

Reset type: SYSRSn

13AF2R-0/W1S0hFlag Clear bit for AF2

Reset type: SYSRSn

12AF1R-0/W1S0hFlag Clear bit for AF1

Reset type: SYSRSn

11MF4R-0/W1S0hFlag Clear bit for MF4

Reset type: SYSRSn

10MF3R-0/W1S0hFlag Clear bit for MF3

Reset type: SYSRSn

9MF2R-0/W1S0hFlag Clear bit for MF2

Reset type: SYSRSn

8MF1R-0/W1S0hFlag Clear bit for MF1

Reset type: SYSRSn

7FLT4_FLG_CEVT2R-0/W1S0hFlag Clear bit for FLT4_FLG_CEVT2

Reset type: SYSRSn

6FLT4_FLG_CEVT1R-0/W1S0hFlag Clear bit for FLT4_FLG_CEVT1

Reset type: SYSRSn

5FLT3_FLG_CEVT2R-0/W1S0hFlag Clear bit for FLT3_FLG_CEVT2

Reset type: SYSRSn

4FLT3_FLG_CEVT1R-0/W1S0hFlag Clear bit for FLT3_FLG_CEVT1

Reset type: SYSRSn

3FLT2_FLG_CEVT2R-0/W1S0hFlag Clear bit for FLT2_FLG_CEVT2

Reset type: SYSRSn

2FLT2_FLG_CEVT1R-0/W1S0hFlag Clear bit for FLT2_FLG_CEVT1

Reset type: SYSRSn

1FLT1_FLG_CEVT2R-0/W1S0hFlag Clear bit for FLT1_FLG_CEVT2

Reset type: SYSRSn

0FLT1_FLG_CEVT1R-0/W1S0hFlag Clear bit for FLT1_FLG_CEVT1

Reset type: SYSRSn

21.12.2.3 SDCTL Register (Offset = 4h) [Reset = 0000h]

SDCTL is shown in Figure 21-15 and described in Table 21-13.

Return to the Summary Table.

SD Control Register

Figure 21-15 SDCTL Register
15141312111098
RESERVEDRESERVEDMIERESERVED
R-0-0hR-0-0hR/W-0hR-0-0h
76543210
RESERVEDHZ4HZ3HZ2HZ1
R-0-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0hR-0/W1S-0h
Table 21-13 SDCTL Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14RESERVEDR-00hReserved
13MIER/W0hMaster SDy_ERR interrupt enable

0: SDy_ERR Interrupt and interrupt flags are disabled

1: SDy_ERR Interrupt and interrupt flags are enabled

Reset type: SYSRSn

12-4RESERVEDR-00hReserved
3HZ4R-0/W1S0hFlag Clear bit for HZ4

Reset type: SYSRSn

2HZ3R-0/W1S0hFlag Clear bit for HZ3

Reset type: SYSRSn

1HZ2R-0/W1S0hFlag Clear bit for HZ2

Reset type: SYSRSn

0HZ1R-0/W1S0hFlag Clear bit for HZ1

Reset type: SYSRSn

21.12.2.4 SDMFILEN Register (Offset = 6h) [Reset = 0000h]

SDMFILEN is shown in Figure 21-16 and described in Table 21-14.

Return to the Summary Table.

SD Master Filter Enable

Figure 21-16 SDMFILEN Register
15141312111098
RESERVEDRESERVEDMFERESERVEDRESERVEDRESERVED
R-0-0hR-0-0hR/W-0hR-0-0hR-0-0hR-0-0h
76543210
RESERVEDRESERVEDRESERVED
R-0-0hR-0-0hR-0-0h
Table 21-14 SDMFILEN Register Field Descriptions
BitFieldTypeResetDescription
15-13RESERVEDR-00hReserved
12RESERVEDR-00hReserved
11MFER/W0hMaster Filter Enable

0: All the four data filter units of SDFM module are disabled. All FIFOs
are cleared

1: Data filter units can be enabled if bit FEN is '1'.

Reset type: SYSRSn

10RESERVEDR-00hReserved
9RESERVEDR-00hReserved
8-7RESERVEDR-00hReserved
6-4RESERVEDR-00hReserved
3-0RESERVEDR-00hReserved

21.12.2.5 SDSTATUS Register (Offset = 7h) [Reset = 0000h]

SDSTATUS is shown in Figure 21-17 and described in Table 21-15.

Return to the Summary Table.

SD Status Register

Figure 21-17 SDSTATUS Register
15141312111098
RESERVEDRESERVEDRESERVEDRESERVEDRESERVEDRESERVEDRESERVEDRESERVED
R-0hR-0hR-0hR-0hR-0hR-0hR-0hR-0h
76543210
RESERVEDHZ4HZ3HZ2HZ1
R-0-0hR-0hR-0hR-0hR-0h
Table 21-15 SDSTATUS Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR0hReserved
14RESERVEDR0hReserved
13RESERVEDR0hReserved
12RESERVEDR0hReserved
11RESERVEDR0hReserved
10RESERVEDR0hReserved
9RESERVEDR0hReserved
8RESERVEDR0hReserved
7-4RESERVEDR-00hReserved
3HZ4R0hHigh-level Threshold crossing (Z) flag Ch4

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.

0: Comparator filter output < SDCMPHZ4.HLTZ

1: Comparator filter output >= SDCMPHZ4.HLTZ

Reset type: SYSRSn

2HZ3R0hHigh-level Threshold crossing (Z) flag Ch3

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.

0: Comparator filter output < SDCMPHZ3.HLTZ

1: Comparator filter output >= SDCMPHZ3.HLTZ

Reset type: SYSRSn

1HZ2R0hHigh-level Threshold crossing (Z) flag Ch2

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.

0: Comparator filter output < SDCMPHZ2.HLTZ

1: Comparator filter output >= SDCMPHZ2.HLTZ

Reset type: SYSRSn

0HZ1R0hHigh-level Threshold crossing (Z) flag Ch1

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.

0: Comparator filter output < SDCMPHZ1.HLTZ

1: Comparator filter output >= SDCMPHZ1.HLTZ

Reset type: SYSRSn

21.12.2.6 SDINTMODE Register (Offset = 8h) [Reset = 0000h]

SDINTMODE is shown in Figure 21-18 and described in Table 21-16.

Return to the Summary Table.

SD Interrupt Mode register

Figure 21-18 SDINTMODE Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDSDINTMODESEL
R-0hR/W-0h
Table 21-16 SDINTMODE Register Field Descriptions
BitFieldTypeResetDescription
15-1RESERVEDR0hReserved
0SDINTMODESELR/W0hCompxH/L events interrupt mode select

0 CompxH/L events are treated as edge signals, rise-edge detect will be done to qualify the event for interrupt generation
1 CompxH/L events are treated as level signals. Rise-edge detect will not be performed and interrupt will be re-asserted if the event remains asserted.

Reset type: SYSRSn

21.12.2.7 SDCTLPARM1 Register (Offset = 10h) [Reset = 0000h]

SDCTLPARM1 is shown in Figure 21-19 and described in Table 21-17.

Return to the Summary Table.

Control Parameter Register for Ch1

Figure 21-19 SDCTLPARM1 Register
15141312111098
RESERVED
R-0-0h
76543210
RESERVEDSDDATASYNCRESERVEDSDCLKSYNCSDCLKSELRESERVEDMOD
R-0-0hR/W-0hR-0-0hR/W-0hR/W-0hR/W-0hR/W-0h
Table 21-17 SDCTLPARM1 Register Field Descriptions
BitFieldTypeResetDescription
15-8RESERVEDR-00hReserved
7RESERVEDR-00hReserved
6SDDATASYNCR/W0h0: SD Data is not passed through a synchronizer.
1: SD Data is passed through a synchronizer.

Reset type: SYSRSn

5RESERVEDR-00hReserved
4SDCLKSYNCR/W0h0: SD Clock is not passed through a synchronizer.
1: SD Clock is passed through a synchronizer.

Reset type: SYSRSn

3SDCLKSELR/W0hSD1 Clock source select.
0: Clock source to SDFM filter is its channel clock.
1: Clock source to SDFM filter is SD1 filter clock.

Reset type: SYSRSn

2RESERVEDR/W0hReserved
1-0MODR/W0hModulator clock modes

0: Mode 0: Modulator clock running at 1x data rate
1: Reserved
2: Reserved
3: Reserved

Reset type: SYSRSn

21.12.2.8 SDDFPARM1 Register (Offset = 11h) [Reset = 0000h]

SDDFPARM1 is shown in Figure 21-20 and described in Table 21-18.

Return to the Summary Table.

Data Filter Parameter Register for Ch1

Figure 21-20 SDDFPARM1 Register
15141312111098
RESERVEDSDSYNCENSSTAEFEN
R-0hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
DOSR
R/W-0h
Table 21-18 SDDFPARM1 Register Field Descriptions
BitFieldTypeResetDescription
15-13RESERVEDR0hReserved
12SDSYNCENR/W0hPWM synchronization (SDSYNC) of data filter

0: PWM synchronization of data filter is disabled

1: PWM synchronization of data filter is enabled

Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to
synchronize PWMs

Reset type: SYSRSn

11-10SSTR/W0hData filter structure

00: Data filter runs with a Sincfast structure
01: Data filter runs with a Sinc1 structure
10: Data filter runs with a Sinc2 structure
11: Data filter runs with a Sinc3 structure

Reset type: SYSRSn

9AER/W0hData filter Acknowledge Enable

0: Acknowledge flag is disabled for the particular filter

1: Acknowledge flag is enabled for the particular filter

Reset type: SYSRSn

8FENR/W0hFilter Enable

0: The data filter is disabled and no data is produced

1: The data filter is enabled and data are produced in the data filter

Note: When filter is disabled, DOSR counter held in reset, filter data
erased. Also resets FIFO pointers and clears the FIFO

Reset type: SYSRSn

7-0DOSRR/W0hData filter Oversampling ratio

The actual oversampling ratio of data filter is DOSR + 1

These bits set the oversampling ratio of the data filter.
0x0FF represents an oversampling ratio of 256.

Reset type: SYSRSn

21.12.2.9 SDDPARM1 Register (Offset = 12h) [Reset = 0000h]

SDDPARM1 is shown in Figure 21-21 and described in Table 21-19.

Return to the Summary Table.

Data Parameter Register for Ch1

Figure 21-21 SDDPARM1 Register
15141312111098
SHDRRESERVED
R/W-0hR/W-0hR-0-0h
76543210
RESERVED
R-0-0h
Table 21-19 SDDPARM1 Register Field Descriptions
BitFieldTypeResetDescription
15-11SHR/W0hShift Control
These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.

Reset type: SYSRSn

10DRR/W0hData filter Data representation

0: Data stored in 16b 2's complement

1: Data stored in 32b 2's complement

Reset type: SYSRSn

9-0RESERVEDR-00hReserved

21.12.2.10 SDFLT1CMPH1 Register (Offset = 13h) [Reset = 7FFFh]

SDFLT1CMPH1 is shown in Figure 21-22 and described in Table 21-20.

Return to the Summary Table.

High-level Threshold Register for Ch1

Figure 21-22 SDFLT1CMPH1 Register
15141312111098
RESERVEDHLT
R-0-0hR/W-7FFFh
76543210
HLT
R/W-7FFFh
Table 21-20 SDFLT1CMPH1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTR/W7FFFhUnsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.11 SDFLT1CMPL1 Register (Offset = 14h) [Reset = 0000h]

SDFLT1CMPL1 is shown in Figure 21-23 and described in Table 21-21.

Return to the Summary Table.

Low-level Threshold Register for Ch1

Figure 21-23 SDFLT1CMPL1 Register
15141312111098
RESERVEDLLT
R-0-0hR/W-0h
76543210
LLT
R/W-0h
Table 21-21 SDFLT1CMPL1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLTR/W0hUnsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.12 SDCPARM1 Register (Offset = 15h) [Reset = 2000h]

SDCPARM1 is shown in Figure 21-24 and described in Table 21-22.

Return to the Summary Table.

Comparator Filter Parameter Register for Ch1

Figure 21-24 SDCPARM1 Register
15141312111098
CEVT2SELCENCEVT1SELHZENMFIECS1_CS0
R/W-0hR/W-1hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
CS1_CS0EN_CEVT2EN_CEVT1COSR
R/W-0hR/W-0hR/W-0hR/W-0h
Table 21-22 SDCPARM1 Register Field Descriptions
BitFieldTypeResetDescription
15-14CEVT2SELR/W0hComparator Event2 Select
00: COMPL1
01: COMPL1 OR COMPH1
10: COMPL2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

13CENR/W1hComparator Filter enable

0: Disable comparator filter

1: Enable comparator filter

Reset type: SYSRSn

12-11CEVT1SELR/W0hComparator Event1 Select
00: COMPH1
01: COMPL1 OR COMPH1
10: COMPH2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

10HZENR/W0hHigh level (Z) Threshold crossing output enable

0: Disable Higher level Threshold (Z) crossing
1: Enable Higher level Threhold (Z) crossing

Reset type: SYSRSn

9MFIER/W0hModulator Failure Interrupt Enable

0: Disable modulator failure interrupt and its flag

1: Enable modulator failure interrupt and its flag

Reset type: SYSRSn

8-7CS1_CS0R/W0hComparator filter structure

00: Comparator filter runs with a sincfast structure
01: Comparator filter runs with a Sinc1 structure
10: Comparator filter runs with a Sinc2 structure
11: Comparator filter runs with a Sinc3 structure

Reset type: SYSRSn

6EN_CEVT2R/W0hCEVT2 interrupt enable

0: Disable CEVT2 interrupt

1: Enable CEVT2 interrupt

Reset type: SYSRSn

5EN_CEVT1R/W0hCEVT1 interrupt enable

0: Disable CEVT1 interrupt

1: Enable CEVT1 interrupt

Reset type: SYSRSn

4-0COSRR/W0hComparator Oversampling ratio.

The actual rate is COSR + 1.
These bits set the oversampling ratio of the filter.
0x1F represents an oversampling ratio of 32

Reset type: SYSRSn

21.12.2.13 SDDATA1 Register (Offset = 16h) [Reset = 00000000h]

SDDATA1 is shown in Figure 21-25 and described in Table 21-23.

Return to the Summary Table.

Data Filter Data Register (16 or 32bit) for Ch1

Figure 21-25 SDDATA1 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-23 SDDATA1 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.14 SDDATFIFO1 Register (Offset = 18h) [Reset = 00000000h]

SDDATFIFO1 is shown in Figure 21-26 and described in Table 21-24.

Return to the Summary Table.

Filter Data FIFO Output(32b) for Ch1

Figure 21-26 SDDATFIFO1 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-24 SDDATFIFO1 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.15 SDCDATA1 Register (Offset = 1Ah) [Reset = 0000h]

SDCDATA1 is shown in Figure 21-27 and described in Table 21-25.

Return to the Summary Table.

Comparator Filter Data Register (16b) for Ch1

Figure 21-27 SDCDATA1 Register
15141312111098
DATA16
R-0h
76543210
DATA16
R-0h
Table 21-25 SDCDATA1 Register Field Descriptions
BitFieldTypeResetDescription
15-0DATA16R0hComparator Data output - 16b only

Reset type: SYSRSn

21.12.2.16 SDFLT1CMPH2 Register (Offset = 1Bh) [Reset = 7FFFh]

SDFLT1CMPH2 is shown in Figure 21-28 and described in Table 21-26.

Return to the Summary Table.

Second high level threhold for CH1

Figure 21-28 SDFLT1CMPH2 Register
15141312111098
RESERVEDHLT2
R-0-0hR/W-7FFFh
76543210
HLT2
R/W-7FFFh
Table 21-26 SDFLT1CMPH2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLT2R/W7FFFhSecond Unsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.17 SDFLT1CMPHZ Register (Offset = 1Ch) [Reset = 0000h]

SDFLT1CMPHZ is shown in Figure 21-29 and described in Table 21-27.

Return to the Summary Table.

High-level (Z) Threshold Register for Ch1

Figure 21-29 SDFLT1CMPHZ Register
15141312111098
RESERVEDHLTZ
R-0-0hR/W-0h
76543210
HLTZ
R/W-0h
Table 21-27 SDFLT1CMPHZ Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTZR/W0hUnsigned High-level threshold (Z) for the comparator filter output

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

Reset type: SYSRSn

21.12.2.18 SDFIFOCTL1 Register (Offset = 1Dh) [Reset = 0000h]

SDFIFOCTL1 is shown in Figure 21-30 and described in Table 21-28.

Return to the Summary Table.

FIFO Control Register for Ch1

Figure 21-30 SDFIFOCTL1 Register
15141312111098
OVFIENDRINTSELFFENFFIENRESERVEDSDFFST
R/W-0hR/W-0hR/W-0hR/W-0hR-0-0hR-0h
76543210
SDFFSTRESERVEDSDFFIL
R-0hR-0-0hR/W-0h
Table 21-28 SDFIFOCTL1 Register Field Descriptions
BitFieldTypeResetDescription
15OVFIENR/W0hSDFIFO Overflow interrupt enable

0: SDFIFO Overflow condition will not generate an interrupt

1: SDFIFO overflow condition generates an interrupt on SDy_ERR

Reset type: SYSRSn

14DRINTSELR/W0hData-Ready Interrupt (DRINT) source select

0 = AF1 (Select non-FIFO data-ready interrupt)

1 = SDFFINT1 (Select FIFO data-ready interrupt)

Reset type: SYSRSn

13FFENR/W0hSDFIFO Enable

0: Disable FIFO operation
1: Enable FIFO operation

Note: When FIFO is disabled, FIFO contents are cleared

Reset type: SYSRSn

12FFIENR/W0hSDFIFO data ready Interrupt Enable

Reset type: SYSRSn

11RESERVEDR-00hReserved
10-6SDFFSTR0hSDFIFO Status

00000 FIFO empty
00001 FIFO has 1 word
. . . .
10000 FIFO has 16 words

Reset type: SYSRSn

5RESERVEDR-00hReserved
4-0SDFFILR/W0hSDFIFO interrupt level bits

The FIFO will generate an interrupt when the FIFO
status (SDFFST) >= FIFO level (SDFFIL )

Reset type: SYSRSn

21.12.2.19 SDSYNC1 Register (Offset = 1Eh) [Reset = 043Fh]

SDSYNC1 is shown in Figure 21-31 and described in Table 21-29.

Return to the Summary Table.

SD Filter Sync control for Ch1

Figure 21-31 SDSYNC1 Register
15141312111098
RESERVEDWTSCLRENFFSYNCCLRENWTSYNCLR
R-0-0hR/W-1hR/W-0hR-0/W-0h
76543210
WTSYNFLGWTSYNCENSYNCSEL
R-0hR/W-0hR/W-3Fh
Table 21-29 SDSYNC1 Register Field Descriptions
BitFieldTypeResetDescription
15-11RESERVEDR-00hReserved
10WTSCLRENR/W1hWTSYNFLG Clear-on-FIFOINT Enable

0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)

1: WTSYNFLG is cleared automatically on SDFFINT

Reset type: SYSRSn

9FFSYNCCLRENR/W0hFIFO Clear-on-SDSYNC Enable

0: SDFIFO is not automaticaly cleared upon receiving SDSYNC

1: SDFIFO is automaticaly cleared upon receiving SDSYNC

Reset type: SYSRSn

8WTSYNCLRR-0/W0hWait-for-Sync Flag Clear (always reads 0)

0: Write of 0 has no affect

1: Write of 1 clears WTSYNFLG

Reset type: SYSRSn

7WTSYNFLGR0hWait-for-Sync Flag

0: SDSYNC event has not occurred

1: SDSYNC event occurred.

Reset type: SYSRSn

6WTSYNCENR/W0hWait-for-Sync Enable

0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event

1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs

Reset type: SYSRSn

5-0SYNCSELR/W3FhDefines source for the SDSYNC Input on this channel

Refer SDSYNCx.SYNCSEL table

Reset type: SYSRSn

21.12.2.20 SDFLT1CMPL2 Register (Offset = 1Fh) [Reset = 0000h]

SDFLT1CMPL2 is shown in Figure 21-32 and described in Table 21-30.

Return to the Summary Table.

Second low level threhold for CH1

Figure 21-32 SDFLT1CMPL2 Register
15141312111098
RESERVEDLLT2
R-0-0hR/W-0h
76543210
LLT2
R/W-0h
Table 21-30 SDFLT1CMPL2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLT2R/W0hSecond Unsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.21 SDCTLPARM2 Register (Offset = 20h) [Reset = 0000h]

SDCTLPARM2 is shown in Figure 21-33 and described in Table 21-31.

Return to the Summary Table.

Control Parameter Register for Ch2

Figure 21-33 SDCTLPARM2 Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDSDDATASYNCRESERVEDSDCLKSYNCSDCLKSELRESERVEDMOD
R-0-0hR/W-0hR-0-0hR/W-0hR/W-0hR/W-0hR/W-0h
Table 21-31 SDCTLPARM2 Register Field Descriptions
BitFieldTypeResetDescription
15-8RESERVEDR0hReserved
7RESERVEDR-00hReserved
6SDDATASYNCR/W0h0: SD Data is not passed through a synchronizer.
1: SD Data is passed through a synchronizer.

Reset type: SYSRSn

5RESERVEDR-00hReserved
4SDCLKSYNCR/W0h0: SD Clock is not passed through a synchronizer.
1: SD Clock is passed through a synchronizer.

Reset type: SYSRSn

3SDCLKSELR/W0hSD2 Clock source select.
0: Clock source to SDFM filter is its channel clock.
1: Clock source to SDFM filter is SD1 filter clock.

Reset type: SYSRSn

2RESERVEDR/W0hReserved
1-0MODR/W0hModulator clock modes

0: Mode 0: Modulator clock running at 1x data rate
1: Reserved
2: Reserved
3: Reserved

Reset type: SYSRSn

21.12.2.22 SDDFPARM2 Register (Offset = 21h) [Reset = 0000h]

SDDFPARM2 is shown in Figure 21-34 and described in Table 21-32.

Return to the Summary Table.

Data Filter Parameter Register for Ch2

Figure 21-34 SDDFPARM2 Register
15141312111098
RESERVEDSDSYNCENSSTAEFEN
R-0hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
DOSR
R/W-0h
Table 21-32 SDDFPARM2 Register Field Descriptions
BitFieldTypeResetDescription
15-13RESERVEDR0hReserved
12SDSYNCENR/W0hPWM synchronization (SDSYNC) of data filter

0: PWM synchronization of data filter is disabled

1: PWM synchronization of data filter is enabled

Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to
synchronize PWMs

Reset type: SYSRSn

11-10SSTR/W0hData filter structure

00: Data filter runs with a Sincfast structure
01: Data filter runs with a Sinc1 structure
10: Data filter runs with a Sinc2 structure
11: Data filter runs with a Sinc3 structure

Reset type: SYSRSn

9AER/W0hData filter Acknowledge Enable

0: Acknowledge flag is disabled for the particular filter

1: Acknowledge flag is enabled for the particular filter

Reset type: SYSRSn

8FENR/W0hFilter Enable

0: The data filter is disabled and no data is produced

1: The data filter is enabled and data are produced in the data filter

Note: When filter is disabled, DOSR counter held in reset, filter data
erased. Also resets FIFO pointers and clears the FIFO

Reset type: SYSRSn

7-0DOSRR/W0hData filter Oversampling ratio

The actual oversampling ratio of data filter is DOSR + 1

These bits set the oversampling ratio of the data filter.
0x0FF represents an oversampling ratio of 256.

Reset type: SYSRSn

21.12.2.23 SDDPARM2 Register (Offset = 22h) [Reset = 0000h]

SDDPARM2 is shown in Figure 21-35 and described in Table 21-33.

Return to the Summary Table.

Data Parameter Register for Ch2

Figure 21-35 SDDPARM2 Register
15141312111098
SHDRRESERVED
R/W-0hR/W-0hR-0-0h
76543210
RESERVED
R-0-0h
Table 21-33 SDDPARM2 Register Field Descriptions
BitFieldTypeResetDescription
15-11SHR/W0hShift Control
These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.

Reset type: SYSRSn

10DRR/W0hData filter Data representation

0: Data stored in 16b 2's complement

1: Data stored in 32b 2's complement

Reset type: SYSRSn

9-0RESERVEDR-00hReserved

21.12.2.24 SDFLT2CMPH1 Register (Offset = 23h) [Reset = 7FFFh]

SDFLT2CMPH1 is shown in Figure 21-36 and described in Table 21-34.

Return to the Summary Table.

High-level Threshold Register for Ch2

Figure 21-36 SDFLT2CMPH1 Register
15141312111098
RESERVEDHLT
R-0-0hR/W-7FFFh
76543210
HLT
R/W-7FFFh
Table 21-34 SDFLT2CMPH1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTR/W7FFFhUnsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.25 SDFLT2CMPL1 Register (Offset = 24h) [Reset = 0000h]

SDFLT2CMPL1 is shown in Figure 21-37 and described in Table 21-35.

Return to the Summary Table.

Low-level Threshold Register for Ch2

Figure 21-37 SDFLT2CMPL1 Register
15141312111098
RESERVEDLLT
R-0-0hR/W-0h
76543210
LLT
R/W-0h
Table 21-35 SDFLT2CMPL1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLTR/W0hUnsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.26 SDCPARM2 Register (Offset = 25h) [Reset = 2000h]

SDCPARM2 is shown in Figure 21-38 and described in Table 21-36.

Return to the Summary Table.

Comparator Filter Parameter Register for Ch2

Figure 21-38 SDCPARM2 Register
15141312111098
CEVT2SELCENCEVT1SELHZENMFIECS1_CS0
R/W-0hR/W-1hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
CS1_CS0EN_CEVT2EN_CEVT1COSR
R/W-0hR/W-0hR/W-0hR/W-0h
Table 21-36 SDCPARM2 Register Field Descriptions
BitFieldTypeResetDescription
15-14CEVT2SELR/W0hComparator Event2 Select
00: COMPL1
01: COMPL1 OR COMPH1
10: COMPL2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

13CENR/W1hComparator Filter enable

0: Disable comparator filter

1: Enable comparator filter

Reset type: SYSRSn

12-11CEVT1SELR/W0hComparator Event1 Select
00: COMPH1
01: COMPL1 OR COMPH1
10: COMPH2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

10HZENR/W0hHigh level (Z) Threshold crossing output enable

0: Disable Higher level Threshold (Z) crossing
1: Enable Higher level Threhold (Z) crossing

Reset type: SYSRSn

9MFIER/W0hModulator Failure Interrupt Enable

0: Disable modulator failure interrupt and its flag

1: Enable modulator failure interrupt and its flag

Reset type: SYSRSn

8-7CS1_CS0R/W0hComparator filter structure

00: Comparator filter runs with a sincfast structure
01: Comparator filter runs with a Sinc1 structure
10: Comparator filter runs with a Sinc2 structure
11: Comparator filter runs with a Sinc3 structure

Reset type: SYSRSn

6EN_CEVT2R/W0hCEVT2 interrupt enable

0: Disable CEVT2 interrupt

1: Enable CEVT2 interrupt

Reset type: SYSRSn

5EN_CEVT1R/W0hCEVT1 interrupt enable

0: Disable CEVT1 interrupt

1: Enable CEVT1 interrupt

Reset type: SYSRSn

4-0COSRR/W0hComparator Oversampling ratio.

The actual rate is COSR + 1.
These bits set the oversampling ratio of the filter.
0x1F represents an oversampling ratio of 32

Reset type: SYSRSn

21.12.2.27 SDDATA2 Register (Offset = 26h) [Reset = 00000000h]

SDDATA2 is shown in Figure 21-39 and described in Table 21-37.

Return to the Summary Table.

Data Filter Data Register (16 or 32bit) for Ch2

Figure 21-39 SDDATA2 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-37 SDDATA2 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.28 SDDATFIFO2 Register (Offset = 28h) [Reset = 00000000h]

SDDATFIFO2 is shown in Figure 21-40 and described in Table 21-38.

Return to the Summary Table.

Filter Data FIFO Output(32b) for Ch2

Figure 21-40 SDDATFIFO2 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-38 SDDATFIFO2 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.29 SDCDATA2 Register (Offset = 2Ah) [Reset = 0000h]

SDCDATA2 is shown in Figure 21-41 and described in Table 21-39.

Return to the Summary Table.

Comparator Filter Data Register (16b) for Ch2

Figure 21-41 SDCDATA2 Register
15141312111098
DATA16
R-0h
76543210
DATA16
R-0h
Table 21-39 SDCDATA2 Register Field Descriptions
BitFieldTypeResetDescription
15-0DATA16R0hComparator Data output - 16b only

Reset type: SYSRSn

21.12.2.30 SDFLT2CMPH2 Register (Offset = 2Bh) [Reset = 7FFFh]

SDFLT2CMPH2 is shown in Figure 21-42 and described in Table 21-40.

Return to the Summary Table.

Second high level threhold for CH2

Figure 21-42 SDFLT2CMPH2 Register
15141312111098
RESERVEDHLT2
R-0-0hR/W-7FFFh
76543210
HLT2
R/W-7FFFh
Table 21-40 SDFLT2CMPH2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLT2R/W7FFFhSecond Unsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.31 SDFLT2CMPHZ Register (Offset = 2Ch) [Reset = 0000h]

SDFLT2CMPHZ is shown in Figure 21-43 and described in Table 21-41.

Return to the Summary Table.

High-level (Z) Threshold Register for Ch2

Figure 21-43 SDFLT2CMPHZ Register
15141312111098
RESERVEDHLTZ
R-0-0hR/W-0h
76543210
HLTZ
R/W-0h
Table 21-41 SDFLT2CMPHZ Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTZR/W0hUnsigned High-level threshold (Z) for the comparator filter output

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

Reset type: SYSRSn

21.12.2.32 SDFIFOCTL2 Register (Offset = 2Dh) [Reset = 0000h]

SDFIFOCTL2 is shown in Figure 21-44 and described in Table 21-42.

Return to the Summary Table.

FIFO Control Register for Ch2

Figure 21-44 SDFIFOCTL2 Register
15141312111098
OVFIENDRINTSELFFENFFIENRESERVEDSDFFST
R/W-0hR/W-0hR/W-0hR/W-0hR-0-0hR-0h
76543210
SDFFSTRESERVEDSDFFIL
R-0hR-0-0hR/W-0h
Table 21-42 SDFIFOCTL2 Register Field Descriptions
BitFieldTypeResetDescription
15OVFIENR/W0hSDFIFO Overflow interrupt enable

0: SDFIFO Overflow condition will not generate an interrupt

1: SDFIFO overflow condition generates an interrupt on SDy_ERR

Reset type: SYSRSn

14DRINTSELR/W0hData-Ready Interrupt (DRINT) source select

0 = AF2 (Select non-FIFO data-ready interrupt)

1 = SDFFINT2 (Select FIFO data-ready interrupt)

Reset type: SYSRSn

13FFENR/W0hSDFIFO Enable

0: Disable FIFO operation
1: Enable FIFO operation

Note: When FIFO is disabled, FIFO contents are cleared

Reset type: SYSRSn

12FFIENR/W0hSDFIFO data ready Interrupt Enable

Reset type: SYSRSn

11RESERVEDR-00hReserved
10-6SDFFSTR0hSDFIFO Status

00000 FIFO empty
00001 FIFO has 1 word
. . . .
10000 FIFO has 16 words

Reset type: SYSRSn

5RESERVEDR-00hReserved
4-0SDFFILR/W0hSDFIFO interrupt level bits

The FIFO will generate an interrupt when the FIFO
status (SDFFST) >= FIFO level (SDFFIL )

Reset type: SYSRSn

21.12.2.33 SDSYNC2 Register (Offset = 2Eh) [Reset = 043Fh]

SDSYNC2 is shown in Figure 21-45 and described in Table 21-43.

Return to the Summary Table.

SD Filter Sync control for Ch2

Figure 21-45 SDSYNC2 Register
15141312111098
RESERVEDWTSCLRENFFSYNCCLRENWTSYNCLR
R-0-0hR/W-1hR/W-0hR-0/W-0h
76543210
WTSYNFLGWTSYNCENSYNCSEL
R-0hR/W-0hR/W-3Fh
Table 21-43 SDSYNC2 Register Field Descriptions
BitFieldTypeResetDescription
15-11RESERVEDR-00hReserved
10WTSCLRENR/W1hWTSYNFLG Clear-on-FIFOINT Enable

0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)

1: WTSYNFLG is cleared automatically on SDFFINT

Reset type: SYSRSn

9FFSYNCCLRENR/W0hFIFO Clear-on-SDSYNC Enable

0: SDFIFO is not automaticaly cleared upon receiving SDSYNC

1: SDFIFO is automaticaly cleared upon receiving SDSYNC

Reset type: SYSRSn

8WTSYNCLRR-0/W0hWait-for-Sync Flag Clear (always reads 0)

0: Write of 0 has no affect

1: Write of 1 clears WTSYNFLG

Reset type: SYSRSn

7WTSYNFLGR0hWait-for-Sync Flag

0: SDSYNC event has not occurred

1: SDSYNC event occurred.

Reset type: SYSRSn

6WTSYNCENR/W0hWait-for-Sync Enable

0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event

1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs

Reset type: SYSRSn

5-0SYNCSELR/W3FhDefines source for the SDSYNC Input on this channel

Refer SDSYNCx.SYNCSEL table

Reset type: SYSRSn

21.12.2.34 SDFLT2CMPL2 Register (Offset = 2Fh) [Reset = 0000h]

SDFLT2CMPL2 is shown in Figure 21-46 and described in Table 21-44.

Return to the Summary Table.

Second low level threhold for CH2

Figure 21-46 SDFLT2CMPL2 Register
15141312111098
RESERVEDLLT2
R-0-0hR/W-0h
76543210
LLT2
R/W-0h
Table 21-44 SDFLT2CMPL2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLT2R/W0hSecond Unsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.35 SDCTLPARM3 Register (Offset = 30h) [Reset = 0000h]

SDCTLPARM3 is shown in Figure 21-47 and described in Table 21-45.

Return to the Summary Table.

Control Parameter Register for Ch3

Figure 21-47 SDCTLPARM3 Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDSDDATASYNCRESERVEDSDCLKSYNCSDCLKSELRESERVEDMOD
R-0-0hR/W-0hR-0-0hR/W-0hR/W-0hR/W-0hR/W-0h
Table 21-45 SDCTLPARM3 Register Field Descriptions
BitFieldTypeResetDescription
15-8RESERVEDR0hReserved
7RESERVEDR-00hReserved
6SDDATASYNCR/W0h0: SD Data is not passed through a synchronizer.
1: SD Data is passed through a synchronizer.

Reset type: SYSRSn

5RESERVEDR-00hReserved
4SDCLKSYNCR/W0h0: SD Clock is not passed through a synchronizer.
1: SD Clock is passed through a synchronizer.

Reset type: SYSRSn

3SDCLKSELR/W0hSD3 Clock source select.
0: Clock source to SDFM filter is its channel clock.
1: Clock source to SDFM filter is SD1 filter clock.

Reset type: SYSRSn

2RESERVEDR/W0hReserved
1-0MODR/W0hModulator clock modes

0: Mode 0: Modulator clock running at 1x data rate
1: Reserved
2: Reserved
3: Reserved

Reset type: SYSRSn

21.12.2.36 SDDFPARM3 Register (Offset = 31h) [Reset = 0000h]

SDDFPARM3 is shown in Figure 21-48 and described in Table 21-46.

Return to the Summary Table.

Data Filter Parameter Register for Ch3

Figure 21-48 SDDFPARM3 Register
15141312111098
RESERVEDSDSYNCENSSTAEFEN
R-0hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
DOSR
R/W-0h
Table 21-46 SDDFPARM3 Register Field Descriptions
BitFieldTypeResetDescription
15-13RESERVEDR0hReserved
12SDSYNCENR/W0hPWM synchronization (SDSYNC) of data filter

0: PWM synchronization of data filter is disabled

1: PWM synchronization of data filter is enabled

Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to
synchronize PWMs

Reset type: SYSRSn

11-10SSTR/W0hData filter structure

00: Data filter runs with a Sincfast structure
01: Data filter runs with a Sinc1 structure
10: Data filter runs with a Sinc2 structure
11: Data filter runs with a Sinc3 structure

Reset type: SYSRSn

9AER/W0hData filter Acknowledge Enable

0: Acknowledge flag is disabled for the particular filter

1: Acknowledge flag is enabled for the particular filter

Reset type: SYSRSn

8FENR/W0hFilter Enable

0: The data filter is disabled and no data is produced

1: The data filter is enabled and data are produced in the data filter

Note: When filter is disabled, DOSR counter held in reset, filter data
erased. Also resets FIFO pointers and clears the FIFO

Reset type: SYSRSn

7-0DOSRR/W0hData filter Oversampling ratio

The actual oversampling ratio of data filter is DOSR + 1

These bits set the oversampling ratio of the data filter.
0x0FF represents an oversampling ratio of 256.

Reset type: SYSRSn

21.12.2.37 SDDPARM3 Register (Offset = 32h) [Reset = 0000h]

SDDPARM3 is shown in Figure 21-49 and described in Table 21-47.

Return to the Summary Table.

Data Parameter Register for Ch3

Figure 21-49 SDDPARM3 Register
15141312111098
SHDRRESERVED
R/W-0hR/W-0hR-0-0h
76543210
RESERVED
R-0-0h
Table 21-47 SDDPARM3 Register Field Descriptions
BitFieldTypeResetDescription
15-11SHR/W0hShift Control
These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.

Reset type: SYSRSn

10DRR/W0hData filter Data representation

0: Data stored in 16b 2's complement

1: Data stored in 32b 2's complement

Reset type: SYSRSn

9-0RESERVEDR-00hReserved

21.12.2.38 SDFLT3CMPH1 Register (Offset = 33h) [Reset = 7FFFh]

SDFLT3CMPH1 is shown in Figure 21-50 and described in Table 21-48.

Return to the Summary Table.

High-level Threshold Register for Ch3

Figure 21-50 SDFLT3CMPH1 Register
15141312111098
RESERVEDHLT
R-0-0hR/W-7FFFh
76543210
HLT
R/W-7FFFh
Table 21-48 SDFLT3CMPH1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTR/W7FFFhUnsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.39 SDFLT3CMPL1 Register (Offset = 34h) [Reset = 0000h]

SDFLT3CMPL1 is shown in Figure 21-51 and described in Table 21-49.

Return to the Summary Table.

Low-level Threshold Register for Ch3

Figure 21-51 SDFLT3CMPL1 Register
15141312111098
RESERVEDLLT
R-0-0hR/W-0h
76543210
LLT
R/W-0h
Table 21-49 SDFLT3CMPL1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLTR/W0hUnsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.40 SDCPARM3 Register (Offset = 35h) [Reset = 2000h]

SDCPARM3 is shown in Figure 21-52 and described in Table 21-50.

Return to the Summary Table.

Comparator Filter Parameter Register for Ch3

Figure 21-52 SDCPARM3 Register
15141312111098
CEVT2SELCENCEVT1SELHZENMFIECS1_CS0
R/W-0hR/W-1hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
CS1_CS0EN_CEVT2EN_CEVT1COSR
R/W-0hR/W-0hR/W-0hR/W-0h
Table 21-50 SDCPARM3 Register Field Descriptions
BitFieldTypeResetDescription
15-14CEVT2SELR/W0hComparator Event2 Select
00: COMPL1
01: COMPL1 OR COMPH1
10: COMPL2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

13CENR/W1hComparator Filter enable

0: Disable comparator filter

1: Enable comparator filter

Reset type: SYSRSn

12-11CEVT1SELR/W0hComparator Event1 Select
00: COMPH1
01: COMPL1 OR COMPH1
10: COMPH2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

10HZENR/W0hHigh level (Z) Threshold crossing output enable

0: Disable Higher level Threshold (Z) crossing
1: Enable Higher level Threhold (Z) crossing

Reset type: SYSRSn

9MFIER/W0hModulator Failure Interrupt Enable

0: Disable modulator failure interrupt and its flag

1: Enable modulator failure interrupt and its flag

Reset type: SYSRSn

8-7CS1_CS0R/W0hComparator filter structure

00: Comparator filter runs with a sincfast structure
01: Comparator filter runs with a Sinc1 structure
10: Comparator filter runs with a Sinc2 structure
11: Comparator filter runs with a Sinc3 structure

Reset type: SYSRSn

6EN_CEVT2R/W0hCEVT2 interrupt enable

0: Disable CEVT2 interrupt

1: Enable CEVT2 interrupt

Reset type: SYSRSn

5EN_CEVT1R/W0hCEVT1 interrupt enable

0: Disable CEVT1 interrupt

1: Enable CEVT1 interrupt

Reset type: SYSRSn

4-0COSRR/W0hComparator Oversampling ratio.

The actual rate is COSR + 1.
These bits set the oversampling ratio of the filter.
0x1F represents an oversampling ratio of 32

Reset type: SYSRSn

21.12.2.41 SDDATA3 Register (Offset = 36h) [Reset = 00000000h]

SDDATA3 is shown in Figure 21-53 and described in Table 21-51.

Return to the Summary Table.

Data Filter Data Register (16 or 32bit) for Ch3

Figure 21-53 SDDATA3 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-51 SDDATA3 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.42 SDDATFIFO3 Register (Offset = 38h) [Reset = 00000000h]

SDDATFIFO3 is shown in Figure 21-54 and described in Table 21-52.

Return to the Summary Table.

Filter Data FIFO Output(32b) for Ch3

Figure 21-54 SDDATFIFO3 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-52 SDDATFIFO3 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.43 SDCDATA3 Register (Offset = 3Ah) [Reset = 0000h]

SDCDATA3 is shown in Figure 21-55 and described in Table 21-53.

Return to the Summary Table.

Comparator Filter Data Register (16b) for Ch3

Figure 21-55 SDCDATA3 Register
15141312111098
DATA16
R-0h
76543210
DATA16
R-0h
Table 21-53 SDCDATA3 Register Field Descriptions
BitFieldTypeResetDescription
15-0DATA16R0hComparator Data output - 16b only

Reset type: SYSRSn

21.12.2.44 SDFLT3CMPH2 Register (Offset = 3Bh) [Reset = 7FFFh]

SDFLT3CMPH2 is shown in Figure 21-56 and described in Table 21-54.

Return to the Summary Table.

Second high level threhold for CH3

Figure 21-56 SDFLT3CMPH2 Register
15141312111098
RESERVEDHLT2
R-0-0hR/W-7FFFh
76543210
HLT2
R/W-7FFFh
Table 21-54 SDFLT3CMPH2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLT2R/W7FFFhSecond Unsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.45 SDFLT3CMPHZ Register (Offset = 3Ch) [Reset = 0000h]

SDFLT3CMPHZ is shown in Figure 21-57 and described in Table 21-55.

Return to the Summary Table.

High-level (Z) Threshold Register for Ch3

Figure 21-57 SDFLT3CMPHZ Register
15141312111098
RESERVEDHLTZ
R-0-0hR/W-0h
76543210
HLTZ
R/W-0h
Table 21-55 SDFLT3CMPHZ Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTZR/W0hUnsigned High-level threshold (Z) for the comparator filter output

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

Reset type: SYSRSn

21.12.2.46 SDFIFOCTL3 Register (Offset = 3Dh) [Reset = 0000h]

SDFIFOCTL3 is shown in Figure 21-58 and described in Table 21-56.

Return to the Summary Table.

FIFO Control Register for Ch3

Figure 21-58 SDFIFOCTL3 Register
15141312111098
OVFIENDRINTSELFFENFFIENRESERVEDSDFFST
R/W-0hR/W-0hR/W-0hR/W-0hR-0-0hR-0h
76543210
SDFFSTRESERVEDSDFFIL
R-0hR-0-0hR/W-0h
Table 21-56 SDFIFOCTL3 Register Field Descriptions
BitFieldTypeResetDescription
15OVFIENR/W0hSDFIFO Overflow interrupt enable

0: SDFIFO Overflow condition will not generate an interrupt

1: SDFIFO overflow condition generates an interrupt on SDy_ERR

Reset type: SYSRSn

14DRINTSELR/W0hData-Ready Interrupt (DRINT) source select

0 = AF3 (Select non-FIFO data-ready interrupt)

1 = SDFFINT3 (Select FIFO data-ready interrupt)

Reset type: SYSRSn

13FFENR/W0hSDFIFO Enable

0: Disable FIFO operation
1: Enable FIFO operation

Note: When FIFO is disabled, FIFO contents are cleared

Reset type: SYSRSn

12FFIENR/W0hSDFIFO data ready Interrupt Enable

Reset type: SYSRSn

11RESERVEDR-00hReserved
10-6SDFFSTR0hSDFIFO Status

00000 FIFO empty
00001 FIFO has 1 word
. . . .
10000 FIFO has 16 words

Reset type: SYSRSn

5RESERVEDR-00hReserved
4-0SDFFILR/W0hSDFIFO interrupt level bits

The FIFO will generate an interrupt when the FIFO
status (SDFFST) >= FIFO level (SDFFIL )

Reset type: SYSRSn

21.12.2.47 SDSYNC3 Register (Offset = 3Eh) [Reset = 043Fh]

SDSYNC3 is shown in Figure 21-59 and described in Table 21-57.

Return to the Summary Table.

SD Filter Sync control for Ch3

Figure 21-59 SDSYNC3 Register
15141312111098
RESERVEDWTSCLRENFFSYNCCLRENWTSYNCLR
R-0-0hR/W-1hR/W-0hR-0/W-0h
76543210
WTSYNFLGWTSYNCENSYNCSEL
R-0hR/W-0hR/W-3Fh
Table 21-57 SDSYNC3 Register Field Descriptions
BitFieldTypeResetDescription
15-11RESERVEDR-00hReserved
10WTSCLRENR/W1hWTSYNFLG Clear-on-FIFOINT Enable

0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)

1: WTSYNFLG is cleared automatically on SDFFINT

Reset type: SYSRSn

9FFSYNCCLRENR/W0hFIFO Clear-on-SDSYNC Enable

0: SDFIFO is not automaticaly cleared upon receiving SDSYNC

1: SDFIFO is automaticaly cleared upon receiving SDSYNC

Reset type: SYSRSn

8WTSYNCLRR-0/W0hWait-for-Sync Flag Clear (always reads 0)

0: Write of 0 has no affect

1: Write of 1 clears WTSYNFLG

Reset type: SYSRSn

7WTSYNFLGR0hWait-for-Sync Flag

0: SDSYNC event has not occurred

1: SDSYNC event occurred.

Reset type: SYSRSn

6WTSYNCENR/W0hWait-for-Sync Enable

0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event

1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs

Reset type: SYSRSn

5-0SYNCSELR/W3FhDefines source for the SDSYNC Input on this channel

Refer SDSYNCx.SYNCSEL table

Reset type: SYSRSn

21.12.2.48 SDFLT3CMPL2 Register (Offset = 3Fh) [Reset = 0000h]

SDFLT3CMPL2 is shown in Figure 21-60 and described in Table 21-58.

Return to the Summary Table.

Second low level threhold for CH3

Figure 21-60 SDFLT3CMPL2 Register
15141312111098
RESERVEDLLT2
R-0-0hR/W-0h
76543210
LLT2
R/W-0h
Table 21-58 SDFLT3CMPL2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLT2R/W0hSecond Unsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.49 SDCTLPARM4 Register (Offset = 40h) [Reset = 0000h]

SDCTLPARM4 is shown in Figure 21-61 and described in Table 21-59.

Return to the Summary Table.

Control Parameter Register for Ch4

Figure 21-61 SDCTLPARM4 Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDSDDATASYNCRESERVEDSDCLKSYNCSDCLKSELRESERVEDMOD
R-0-0hR/W-0hR-0-0hR/W-0hR/W-0hR/W-0hR/W-0h
Table 21-59 SDCTLPARM4 Register Field Descriptions
BitFieldTypeResetDescription
15-8RESERVEDR0hReserved
7RESERVEDR-00hReserved
6SDDATASYNCR/W0h0: SD Data is not passed through a synchronizer.
1: SD Data is passed through a synchronizer.

Reset type: SYSRSn

5RESERVEDR-00hReserved
4SDCLKSYNCR/W0h0: SD Clock is not passed through a synchronizer.
1: SD Clock is passed through a synchronizer.

Reset type: SYSRSn

3SDCLKSELR/W0hSD4 Clock source select.
0: Clock source to SDFM filter is its channel clock.
1: Clock source to SDFM filter is SD1 filter clock.

Reset type: SYSRSn

2RESERVEDR/W0hReserved
1-0MODR/W0hModulator clock modes

0: Mode 0: Modulator clock running at 1x data rate
1: Reserved
2: Reserved
3: Reserved

Reset type: SYSRSn

21.12.2.50 SDDFPARM4 Register (Offset = 41h) [Reset = 0000h]

SDDFPARM4 is shown in Figure 21-62 and described in Table 21-60.

Return to the Summary Table.

Data Filter Parameter Register for Ch4

Figure 21-62 SDDFPARM4 Register
15141312111098
RESERVEDSDSYNCENSSTAEFEN
R-0hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
DOSR
R/W-0h
Table 21-60 SDDFPARM4 Register Field Descriptions
BitFieldTypeResetDescription
15-13RESERVEDR0hReserved
12SDSYNCENR/W0hPWM synchronization (SDSYNC) of data filter

0: PWM synchronization of data filter is disabled

1: PWM synchronization of data filter is enabled

Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to
synchronize PWMs

Reset type: SYSRSn

11-10SSTR/W0hData filter structure

00: Data filter runs with a Sincfast structure
01: Data filter runs with a Sinc1 structure
10: Data filter runs with a Sinc2 structure
11: Data filter runs with a Sinc3 structure

Reset type: SYSRSn

9AER/W0hData filter Acknowledge Enable

0: Acknowledge flag is disabled for the particular filter

1: Acknowledge flag is enabled for the particular filter

Reset type: SYSRSn

8FENR/W0hFilter Enable

0: The data filter is disabled and no data is produced

1: The data filter is enabled and data are produced in the data filter

Note: When filter is disabled, DOSR counter held in reset, filter data
erased. Also resets FIFO pointers and clears the FIFO

Reset type: SYSRSn

7-0DOSRR/W0hData filter Oversampling ratio

The actual oversampling ratio of data filter is DOSR + 1

These bits set the oversampling ratio of the data filter.
0x0FF represents an oversampling ratio of 256.

Reset type: SYSRSn

21.12.2.51 SDDPARM4 Register (Offset = 42h) [Reset = 0000h]

SDDPARM4 is shown in Figure 21-63 and described in Table 21-61.

Return to the Summary Table.

Data Parameter Register for Ch4

Figure 21-63 SDDPARM4 Register
15141312111098
SHDRRESERVED
R/W-0hR/W-0hR-0-0h
76543210
RESERVED
R-0-0h
Table 21-61 SDDPARM4 Register Field Descriptions
BitFieldTypeResetDescription
15-11SHR/W0hShift Control
These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.

Reset type: SYSRSn

10DRR/W0hData filter Data representation

0: Data stored in 16b 2's complement

1: Data stored in 32b 2's complement

Reset type: SYSRSn

9-0RESERVEDR-00hReserved

21.12.2.52 SDFLT4CMPH1 Register (Offset = 43h) [Reset = 7FFFh]

SDFLT4CMPH1 is shown in Figure 21-64 and described in Table 21-62.

Return to the Summary Table.

High-level Threshold Register for Ch4

Figure 21-64 SDFLT4CMPH1 Register
15141312111098
RESERVEDHLT
R-0-0hR/W-7FFFh
76543210
HLT
R/W-7FFFh
Table 21-62 SDFLT4CMPH1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTR/W7FFFhUnsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.53 SDFLT4CMPL1 Register (Offset = 44h) [Reset = 0000h]

SDFLT4CMPL1 is shown in Figure 21-65 and described in Table 21-63.

Return to the Summary Table.

Low-level Threshold Register for Ch4

Figure 21-65 SDFLT4CMPL1 Register
15141312111098
RESERVEDLLT
R-0-0hR/W-0h
76543210
LLT
R/W-0h
Table 21-63 SDFLT4CMPL1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLTR/W0hUnsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.54 SDCPARM4 Register (Offset = 45h) [Reset = 2000h]

SDCPARM4 is shown in Figure 21-66 and described in Table 21-64.

Return to the Summary Table.

Comparator Filter Parameter Register for Ch4

Figure 21-66 SDCPARM4 Register
15141312111098
CEVT2SELCENCEVT1SELHZENMFIECS1_CS0
R/W-0hR/W-1hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
CS1_CS0EN_CEVT2EN_CEVT1COSR
R/W-0hR/W-0hR/W-0hR/W-0h
Table 21-64 SDCPARM4 Register Field Descriptions
BitFieldTypeResetDescription
15-14CEVT2SELR/W0hComparator Event2 Select
00: COMPL1
01: COMPL1 OR COMPH1
10: COMPL2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

13CENR/W1hComparator Filter enable

0: Disable comparator filter

1: Enable comparator filter

Reset type: SYSRSn

12-11CEVT1SELR/W0hComparator Event1 Select
00: COMPH1
01: COMPL1 OR COMPH1
10: COMPH2
11: COMPL2 OR COMPH2

Reset type: SYSRSn

10HZENR/W0hHigh level (Z) Threshold crossing output enable

0: Disable Higher level Threshold (Z) crossing
1: Enable Higher level Threhold (Z) crossing

Reset type: SYSRSn

9MFIER/W0hModulator Failure Interrupt Enable

0: Disable modulator failure interrupt and its flag

1: Enable modulator failure interrupt and its flag

Reset type: SYSRSn

8-7CS1_CS0R/W0hComparator filter structure

00: Comparator filter runs with a sincfast structure
01: Comparator filter runs with a Sinc1 structure
10: Comparator filter runs with a Sinc2 structure
11: Comparator filter runs with a Sinc3 structure

Reset type: SYSRSn

6EN_CEVT2R/W0hCEVT2 interrupt enable

0: Disable CEVT2 interrupt

1: Enable CEVT2 interrupt

Reset type: SYSRSn

5EN_CEVT1R/W0hCEVT1 interrupt enable

0: Disable CEVT1 interrupt

1: Enable CEVT1 interrupt

Reset type: SYSRSn

4-0COSRR/W0hComparator Oversampling ratio.

The actual rate is COSR + 1.
These bits set the oversampling ratio of the filter.
0x1F represents an oversampling ratio of 32

Reset type: SYSRSn

21.12.2.55 SDDATA4 Register (Offset = 46h) [Reset = 00000000h]

SDDATA4 is shown in Figure 21-67 and described in Table 21-65.

Return to the Summary Table.

Data Filter Data Register (16 or 32bit) for Ch4

Figure 21-67 SDDATA4 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-65 SDDATA4 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.56 SDDATFIFO4 Register (Offset = 48h) [Reset = 00000000h]

SDDATFIFO4 is shown in Figure 21-68 and described in Table 21-66.

Return to the Summary Table.

Filter Data FIFO Output(32b) for Ch4

Figure 21-68 SDDATFIFO4 Register
313029282726252423222120191817161514131211109876543210
DATA32HIDATA16
R-0hR-0h
Table 21-66 SDDATFIFO4 Register Field Descriptions
BitFieldTypeResetDescription
31-16DATA32HIR0hHi-order 16b in 32b mode, 16-bit Data in 16b mode

Reset type: SYSRSn

15-0DATA16R0hLo-order 16b in 32b mode

Reset type: SYSRSn

21.12.2.57 SDCDATA4 Register (Offset = 4Ah) [Reset = 0000h]

SDCDATA4 is shown in Figure 21-69 and described in Table 21-67.

Return to the Summary Table.

Comparator Filter Data Register (16b) for Ch4

Figure 21-69 SDCDATA4 Register
15141312111098
DATA16
R-0h
76543210
DATA16
R-0h
Table 21-67 SDCDATA4 Register Field Descriptions
BitFieldTypeResetDescription
15-0DATA16R0hComparator Data output - 16b only

Reset type: SYSRSn

21.12.2.58 SDFLT4CMPH2 Register (Offset = 4Bh) [Reset = 7FFFh]

SDFLT4CMPH2 is shown in Figure 21-70 and described in Table 21-68.

Return to the Summary Table.

Second high level threhold for CH4

Figure 21-70 SDFLT4CMPH2 Register
15141312111098
RESERVEDHLT2
R-0-0hR/W-7FFFh
76543210
HLT2
R/W-7FFFh
Table 21-68 SDFLT4CMPH2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLT2R/W7FFFhSecond Unsigned high-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.59 SDFLT4CMPHZ Register (Offset = 4Ch) [Reset = 0000h]

SDFLT4CMPHZ is shown in Figure 21-71 and described in Table 21-69.

Return to the Summary Table.

High-level (Z) Threshold Register for Ch4

Figure 21-71 SDFLT4CMPHZ Register
15141312111098
RESERVEDHLTZ
R-0-0hR/W-0h
76543210
HLTZ
R/W-0h
Table 21-69 SDFLT4CMPHZ Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0HLTZR/W0hUnsigned High-level threshold (Z) for the comparator filter output

Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

Reset type: SYSRSn

21.12.2.60 SDFIFOCTL4 Register (Offset = 4Dh) [Reset = 0000h]

SDFIFOCTL4 is shown in Figure 21-72 and described in Table 21-70.

Return to the Summary Table.

FIFO Control Register for Ch4

Figure 21-72 SDFIFOCTL4 Register
15141312111098
OVFIENDRINTSELFFENFFIENRESERVEDSDFFST
R/W-0hR/W-0hR/W-0hR/W-0hR-0-0hR-0h
76543210
SDFFSTRESERVEDSDFFIL
R-0hR-0-0hR/W-0h
Table 21-70 SDFIFOCTL4 Register Field Descriptions
BitFieldTypeResetDescription
15OVFIENR/W0hSDFIFO Overflow interrupt enable

0: SDFIFO Overflow condition will not generate an interrupt

1: SDFIFO overflow condition generates an interrupt on SDy_ERR

Reset type: SYSRSn

14DRINTSELR/W0hData-Ready Interrupt (DRINT) source select

0 = AF4 (Select non-FIFO data-ready interrupt)

1 = SDFFINT4 (Select FIFO data-ready interrupt)

Reset type: SYSRSn

13FFENR/W0hSDFIFO Enable

0: Disable FIFO operation
1: Enable FIFO operation

Note: When FIFO is disabled, FIFO contents are cleared

Reset type: SYSRSn

12FFIENR/W0hSDFIFO data ready Interrupt Enable

Reset type: SYSRSn

11RESERVEDR-00hReserved
10-6SDFFSTR0hSDFIFO Status

00000 FIFO empty
00001 FIFO has 1 word
. . . .
10000 FIFO has 16 words

Reset type: SYSRSn

5RESERVEDR-00hReserved
4-0SDFFILR/W0hSDFIFO interrupt level bits

The FIFO will generate an interrupt when the FIFO
status (SDFFST) >= FIFO level (SDFFIL )

Reset type: SYSRSn

21.12.2.61 SDSYNC4 Register (Offset = 4Eh) [Reset = 043Fh]

SDSYNC4 is shown in Figure 21-73 and described in Table 21-71.

Return to the Summary Table.

SD Filter Sync control for Ch4

Figure 21-73 SDSYNC4 Register
15141312111098
RESERVEDWTSCLRENFFSYNCCLRENWTSYNCLR
R-0-0hR/W-1hR/W-0hR-0/W-0h
76543210
WTSYNFLGWTSYNCENSYNCSEL
R-0hR/W-0hR/W-3Fh
Table 21-71 SDSYNC4 Register Field Descriptions
BitFieldTypeResetDescription
15-11RESERVEDR-00hReserved
10WTSCLRENR/W1hWTSYNFLG Clear-on-FIFOINT Enable

0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)

1: WTSYNFLG is cleared automatically on SDFFINT

Reset type: SYSRSn

9FFSYNCCLRENR/W0hFIFO Clear-on-SDSYNC Enable

0: SDFIFO is not automaticaly cleared upon receiving SDSYNC

1: SDFIFO is automaticaly cleared upon receiving SDSYNC

Reset type: SYSRSn

8WTSYNCLRR-0/W0hWait-for-Sync Flag Clear (always reads 0)

0: Write of 0 has no affect

1: Write of 1 clears WTSYNFLG

Reset type: SYSRSn

7WTSYNFLGR0hWait-for-Sync Flag

0: SDSYNC event has not occurred

1: SDSYNC event occurred.

Reset type: SYSRSn

6WTSYNCENR/W0hWait-for-Sync Enable

0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event

1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs

Reset type: SYSRSn

5-0SYNCSELR/W3FhDefines source for the SDSYNC Input on this channel

Refer SDSYNCx.SYNCSEL table

Reset type: SYSRSn

21.12.2.62 SDFLT4CMPL2 Register (Offset = 4Fh) [Reset = 0000h]

SDFLT4CMPL2 is shown in Figure 21-74 and described in Table 21-72.

Return to the Summary Table.

Second low level threhold for CH4

Figure 21-74 SDFLT4CMPL2 Register
15141312111098
RESERVEDLLT2
R-0-0hR/W-0h
76543210
LLT2
R/W-0h
Table 21-72 SDFLT4CMPL2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR-00hReserved
14-0LLT2R/W0hSecond Unsigned low-level threshold for the comparator filter output.

Reset type: SYSRSn

21.12.2.63 SDCOMP1CTL Register (Offset = 60h) [Reset = 0000h]

SDCOMP1CTL is shown in Figure 21-75 and described in Table 21-73.

Return to the Summary Table.

SD Comparator event filter1 Control Register

Figure 21-75 SDCOMP1CTL Register
15141312111098
RESERVEDRESERVEDRESERVEDCEVT2DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
76543210
RESERVEDRESERVEDRESERVEDCEVT1DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
Table 21-73 SDCOMP1CTL Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR0hReserved
14RESERVEDR0hReserved
13-12RESERVEDR0hReserved
11-10CEVT2DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT2 output drives COMPLOUT
1 Reserved
2 Output of digital filter drives COMPLOUT
3 Reserved

Reset type: SYSRSn

9RESERVEDR0hReserved
8RESERVEDR0hReserved
7RESERVEDR0hReserved
6RESERVEDR0hReserved
5-4RESERVEDR0hReserved
3-2CEVT1DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT1 output drives COMPHOUT
1 Reserved
2 Output of digital filter drives COMPHOUT
3 Reserved

Reset type: SYSRSn

1RESERVEDR0hReserved
0RESERVEDR0hReserved

21.12.2.64 SDCOMP1EVT2FLTCTL Register (Offset = 61h) [Reset = 0000h]

SDCOMP1EVT2FLTCTL is shown in Figure 21-76 and described in Table 21-74.

Return to the Summary Table.

COMPL/CEVT2 Digital filter1 Control Register

Figure 21-76 SDCOMP1EVT2FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-74 SDCOMP1EVT2FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hLow filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hLow filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hLow filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.65 SDCOMP1EVT2FLTCLKCTL Register (Offset = 62h) [Reset = 0000h]

SDCOMP1EVT2FLTCLKCTL is shown in Figure 21-77 and described in Table 21-75.

Return to the Summary Table.

COMPL/CEVT2 Digital filter1 Clock Control Register

Figure 21-77 SDCOMP1EVT2FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-75 SDCOMP1EVT2FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hLow filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.66 SDCOMP1EVT1FLTCTL Register (Offset = 63h) [Reset = 0000h]

SDCOMP1EVT1FLTCTL is shown in Figure 21-78 and described in Table 21-76.

Return to the Summary Table.

COMPH/CEVT1 Digital filter1 Control Register

Figure 21-78 SDCOMP1EVT1FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-76 SDCOMP1EVT1FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hHigh filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hHigh filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hHigh filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.67 SDCOMP1EVT1FLTCLKCTL Register (Offset = 64h) [Reset = 0000h]

SDCOMP1EVT1FLTCLKCTL is shown in Figure 21-79 and described in Table 21-77.

Return to the Summary Table.

COMPH/CEVT1 Digital filter1 Clock Control Register

Figure 21-79 SDCOMP1EVT1FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-77 SDCOMP1EVT1FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hHigh filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.68 SDCOMP1LOCK Register (Offset = 67h) [Reset = 0000h]

SDCOMP1LOCK is shown in Figure 21-80 and described in Table 21-78.

Return to the Summary Table.

SD compartor event filter1 Lock Register

Figure 21-80 SDCOMP1LOCK Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDRESERVEDCOMPRESERVEDRESERVEDSDCOMP1CTL
R-0hR-0hR/WSonce-0hR-0hR-0hR/WSonce-0h
Table 21-78 SDCOMP1LOCK Register Field Descriptions
BitFieldTypeResetDescription
15-5RESERVEDR0hReserved
4RESERVEDR0hReserved
3COMPR/WSonce0hLock write-access to the SDCOMP1EVT1/2FLTTCTL and COMP1FILCLKCTL registers.

0 SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.
1 SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.

Reset type: SYSRSn

2RESERVEDR0hReserved
1RESERVEDR0hReserved
0SDCOMP1CTLR/WSonce0hLock write-access to the SDCOMP1CTL register.

0 SDCOMP1CTL register is not locked. Write 0 to this bit has no effect.
1 SDCOMP1CTL register is locked. Only a system reset can clear this bit.

Reset type: SYSRSn

21.12.2.69 SDCOMP2CTL Register (Offset = 68h) [Reset = 0000h]

SDCOMP2CTL is shown in Figure 21-81 and described in Table 21-79.

Return to the Summary Table.

SD Comparator event filter2 Control Register

Figure 21-81 SDCOMP2CTL Register
15141312111098
RESERVEDRESERVEDRESERVEDCEVT2DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
76543210
RESERVEDRESERVEDRESERVEDCEVT1DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
Table 21-79 SDCOMP2CTL Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR0hReserved
14RESERVEDR0hReserved
13-12RESERVEDR0hReserved
11-10CEVT2DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT2 output drives COMPLOUT
1 Reserved
2 Output of digital filter drives COMPLOUT
3 Reserved

Reset type: SYSRSn

9RESERVEDR0hReserved
8RESERVEDR0hReserved
7RESERVEDR0hReserved
6RESERVEDR0hReserved
5-4RESERVEDR0hReserved
3-2CEVT1DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT1 output drives COMPHOUT
1 Reserved
2 Output of digital filter drives COMPHOUT
3 Reserved

Reset type: SYSRSn

1RESERVEDR0hReserved
0RESERVEDR0hReserved

21.12.2.70 SDCOMP2EVT2FLTCTL Register (Offset = 69h) [Reset = 0000h]

SDCOMP2EVT2FLTCTL is shown in Figure 21-82 and described in Table 21-80.

Return to the Summary Table.

COMPL/CEVT2 Digital filter2 Control Register

Figure 21-82 SDCOMP2EVT2FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-80 SDCOMP2EVT2FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hLow filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hLow filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hLow filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.71 SDCOMP2EVT2FLTCLKCTL Register (Offset = 6Ah) [Reset = 0000h]

SDCOMP2EVT2FLTCLKCTL is shown in Figure 21-83 and described in Table 21-81.

Return to the Summary Table.

COMPL/CEVT2 Digital filter2 Clock Control Register

Figure 21-83 SDCOMP2EVT2FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-81 SDCOMP2EVT2FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hLow filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.72 SDCOMP2EVT1FLTCTL Register (Offset = 6Bh) [Reset = 0000h]

SDCOMP2EVT1FLTCTL is shown in Figure 21-84 and described in Table 21-82.

Return to the Summary Table.

COMPH/CEVT1 Digital filter2 Control Register

Figure 21-84 SDCOMP2EVT1FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-82 SDCOMP2EVT1FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hHigh filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hHigh filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hHigh filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.73 SDCOMP2EVT1FLTCLKCTL Register (Offset = 6Ch) [Reset = 0000h]

SDCOMP2EVT1FLTCLKCTL is shown in Figure 21-85 and described in Table 21-83.

Return to the Summary Table.

COMPH/CEVT1 Digital filter2 Clock Control Register

Figure 21-85 SDCOMP2EVT1FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-83 SDCOMP2EVT1FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hHigh filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.74 SDCOMP2LOCK Register (Offset = 6Fh) [Reset = 0000h]

SDCOMP2LOCK is shown in Figure 21-86 and described in Table 21-84.

Return to the Summary Table.

SD compartor event filter2 Lock Register

Figure 21-86 SDCOMP2LOCK Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDRESERVEDCOMPRESERVEDRESERVEDSDCOMP2CTL
R-0hR-0hR/WSonce-0hR-0hR-0hR/WSonce-0h
Table 21-84 SDCOMP2LOCK Register Field Descriptions
BitFieldTypeResetDescription
15-5RESERVEDR0hReserved
4RESERVEDR0hReserved
3COMPR/WSonce0hLock write-access to the SDCOMP2EVT1/2FLTTCTL and COMP2FILCLKCTL registers.

0 SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.
1 SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.

Reset type: SYSRSn

2RESERVEDR0hReserved
1RESERVEDR0hReserved
0SDCOMP2CTLR/WSonce0hLock write-access to the SDCOMP2CTL register.

0 SDCOMP2CTL register is not locked. Write 0 to this bit has no effect.
1 SDCOMP2CTL register is locked. Only a system reset can clear this bit.

Reset type: SYSRSn

21.12.2.75 SDCOMP3CTL Register (Offset = 70h) [Reset = 0000h]

SDCOMP3CTL is shown in Figure 21-87 and described in Table 21-85.

Return to the Summary Table.

SD Comparator event filter3 Control Register

Figure 21-87 SDCOMP3CTL Register
15141312111098
RESERVEDRESERVEDRESERVEDCEVT2DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
76543210
RESERVEDRESERVEDRESERVEDCEVT1DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
Table 21-85 SDCOMP3CTL Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR0hReserved
14RESERVEDR0hReserved
13-12RESERVEDR0hReserved
11-10CEVT2DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT2 output drives COMPLOUT
1 Reserved
2 Output of digital filter drives COMPLOUT
3 Reserved

Reset type: SYSRSn

9RESERVEDR0hReserved
8RESERVEDR0hReserved
7RESERVEDR0hReserved
6RESERVEDR0hReserved
5-4RESERVEDR0hReserved
3-2CEVT1DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT1 output drives COMPHOUT
1 Reserved
2 Output of digital filter drives COMPHOUT
3 Reserved

Reset type: SYSRSn

1RESERVEDR0hReserved
0RESERVEDR0hReserved

21.12.2.76 SDCOMP3EVT2FLTCTL Register (Offset = 71h) [Reset = 0000h]

SDCOMP3EVT2FLTCTL is shown in Figure 21-88 and described in Table 21-86.

Return to the Summary Table.

COMPL/CEVT2 Digital filter3 Control Register

Figure 21-88 SDCOMP3EVT2FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-86 SDCOMP3EVT2FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hLow filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hLow filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hLow filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.77 SDCOMP3EVT2FLTCLKCTL Register (Offset = 72h) [Reset = 0000h]

SDCOMP3EVT2FLTCLKCTL is shown in Figure 21-89 and described in Table 21-87.

Return to the Summary Table.

COMPL/CEVT2 Digital filter3 Clock Control Register

Figure 21-89 SDCOMP3EVT2FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-87 SDCOMP3EVT2FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hLow filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.78 SDCOMP3EVT1FLTCTL Register (Offset = 73h) [Reset = 0000h]

SDCOMP3EVT1FLTCTL is shown in Figure 21-90 and described in Table 21-88.

Return to the Summary Table.

COMPH/CEVT1 Digital filter3 Control Register

Figure 21-90 SDCOMP3EVT1FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-88 SDCOMP3EVT1FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hHigh filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hHigh filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hHigh filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.79 SDCOMP3EVT1FLTCLKCTL Register (Offset = 74h) [Reset = 0000h]

SDCOMP3EVT1FLTCLKCTL is shown in Figure 21-91 and described in Table 21-89.

Return to the Summary Table.

COMPH/CEVT1 Digital filter3 Clock Control Register

Figure 21-91 SDCOMP3EVT1FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-89 SDCOMP3EVT1FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hHigh filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.80 SDCOMP3LOCK Register (Offset = 77h) [Reset = 0000h]

SDCOMP3LOCK is shown in Figure 21-92 and described in Table 21-90.

Return to the Summary Table.

SD compartor event filter3 Lock Register

Figure 21-92 SDCOMP3LOCK Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDRESERVEDCOMPRESERVEDRESERVEDSDCOMP3CTL
R-0hR-0hR/WSonce-0hR-0hR-0hR/WSonce-0h
Table 21-90 SDCOMP3LOCK Register Field Descriptions
BitFieldTypeResetDescription
15-5RESERVEDR0hReserved
4RESERVEDR0hReserved
3COMPR/WSonce0hLock write-access to the SDCOMP3EVT1/2FLTTCTL and COMP3FILCLKCTL registers.

0 SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.
1 SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.

Reset type: SYSRSn

2RESERVEDR0hReserved
1RESERVEDR0hReserved
0SDCOMP3CTLR/WSonce0hLock write-access to the SDCOMP3CTL register.

0 SDCOMP3CTL register is not locked. Write 0 to this bit has no effect.
1 SDCOMP3CTL register is locked. Only a system reset can clear this bit.

Reset type: SYSRSn

21.12.2.81 SDCOMP4CTL Register (Offset = 78h) [Reset = 0000h]

SDCOMP4CTL is shown in Figure 21-93 and described in Table 21-91.

Return to the Summary Table.

SD Comparator event filter4 Control Register

Figure 21-93 SDCOMP4CTL Register
15141312111098
RESERVEDRESERVEDRESERVEDCEVT2DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
76543210
RESERVEDRESERVEDRESERVEDCEVT1DIGFILTSELRESERVEDRESERVED
R-0hR-0hR-0hR/W-0hR-0hR-0h
Table 21-91 SDCOMP4CTL Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR0hReserved
14RESERVEDR0hReserved
13-12RESERVEDR0hReserved
11-10CEVT2DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT2 output drives COMPLOUT
1 Reserved
2 Output of digital filter drives COMPLOUT
3 Reserved

Reset type: SYSRSn

9RESERVEDR0hReserved
8RESERVEDR0hReserved
7RESERVEDR0hReserved
6RESERVEDR0hReserved
5-4RESERVEDR0hReserved
3-2CEVT1DIGFILTSELR/W0hHigh comparator COMPH source select.

0 CEVT1 output drives COMPHOUT
1 Reserved
2 Output of digital filter drives COMPHOUT
3 Reserved

Reset type: SYSRSn

1RESERVEDR0hReserved
0RESERVEDR0hReserved

21.12.2.82 SDCOMP4EVT2FLTCTL Register (Offset = 79h) [Reset = 0000h]

SDCOMP4EVT2FLTCTL is shown in Figure 21-94 and described in Table 21-92.

Return to the Summary Table.

COMPL/CEVT2 Digital filter4 Control Register

Figure 21-94 SDCOMP4EVT2FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-92 SDCOMP4EVT2FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hLow filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hLow filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hLow filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.83 SDCOMP4EVT2FLTCLKCTL Register (Offset = 7Ah) [Reset = 0000h]

SDCOMP4EVT2FLTCLKCTL is shown in Figure 21-95 and described in Table 21-93.

Return to the Summary Table.

COMPL/CEVT2 Digital filter4 Clock Control Register

Figure 21-95 SDCOMP4EVT2FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-93 SDCOMP4EVT2FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hLow filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.84 SDCOMP4EVT1FLTCTL Register (Offset = 7Bh) [Reset = 0000h]

SDCOMP4EVT1FLTCTL is shown in Figure 21-96 and described in Table 21-94.

Return to the Summary Table.

COMPH/CEVT1 Digital filter4 Control Register

Figure 21-96 SDCOMP4EVT1FLTCTL Register
15141312111098
FILINITRESERVEDTHRESHSAMPWIN
R-0/W1S-0hR-0hR/W-0hR/W-0h
76543210
SAMPWINRESERVED
R/W-0hR-0h
Table 21-94 SDCOMP4EVT1FLTCTL Register Field Descriptions
BitFieldTypeResetDescription
15FILINITR-0/W1S0hHigh filter initialization.

0 No effect
1 Initialize all samples to the filter input value

Reset type: SYSRSn

14RESERVEDR0hReserved
13-9THRESHR/W0hHigh filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.

Reset type: SYSRSn

8-4SAMPWINR/W0hHigh filter sample window size. Number of samples to monitor is SAMPWIN+1.

Reset type: SYSRSn

3-0RESERVEDR0hReserved

21.12.2.85 SDCOMP4EVT1FLTCLKCTL Register (Offset = 7Ch) [Reset = 0000h]

SDCOMP4EVT1FLTCLKCTL is shown in Figure 21-97 and described in Table 21-95.

Return to the Summary Table.

COMPH/CEVT1 Digital filter4 Clock Control Register

Figure 21-97 SDCOMP4EVT1FLTCLKCTL Register
15141312111098
RESERVEDCLKPRESCALE
R-0hR/W-0h
76543210
CLKPRESCALE
R/W-0h
Table 21-95 SDCOMP4EVT1FLTCLKCTL Register Field Descriptions
BitFieldTypeResetDescription
15-10RESERVEDR0hReserved
9-0CLKPRESCALER/W0hHigh filter sample clock prescale. Number of system clocks between samples.

Reset type: SYSRSn

21.12.2.86 SDCOMP4LOCK Register (Offset = 7Fh) [Reset = 0000h]

SDCOMP4LOCK is shown in Figure 21-98 and described in Table 21-96.

Return to the Summary Table.

SD compartor event filter4 Lock Register

Figure 21-98 SDCOMP4LOCK Register
15141312111098
RESERVED
R-0h
76543210
RESERVEDRESERVEDCOMPRESERVEDRESERVEDSDCOMP4CTL
R-0hR-0hR/WSonce-0hR-0hR-0hR/WSonce-0h
Table 21-96 SDCOMP4LOCK Register Field Descriptions
BitFieldTypeResetDescription
15-5RESERVEDR0hReserved
4RESERVEDR0hReserved
3COMPR/WSonce0hLock write-access to the SDCOMP4EVT1/2FLTTCTL and COMP4FILCLKCTL registers.

0 SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.
1 SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.

Reset type: SYSRSn

2RESERVEDR0hReserved
1RESERVEDR0hReserved
0SDCOMP4CTLR/WSonce0hLock write-access to the SDCOMP4CTL register.

0 SDCOMP4CTL register is not locked. Write 0 to this bit has no effect.
1 SDCOMP4CTL register is locked. Only a system reset can clear this bit.

Reset type: SYSRSn