DRA821U-Q1
Processor cores:
- Dual 64-bit Arm Cortex-A72 microprocessor subsystem at up to 2.0 GHz, 24K DMIPS
- 1MB L2 shared cache per dual-core Cortex-A72 cluster
- 32KB L1 DCache and 48KB L1 ICache per A72 core
- 4× Arm Cortex-R5F MCUs at up to 1.0 GHz with optional lockstep operation, 8K DMIPS
- 32K I-Cache, 32K D-Cache, 64K L2 TCM
- 2× Arm Cortex-R5F MCUs in isolated MCU subsystem
- 2× Arm Cortex-R5F MCUs in general compute partition
Memory subsystem:
- 1MB of On-Chip L3 RAM with ECC and coherency
- ECC error protection
- Shared coherent cache
- Supports internal DMA engine
- External Memory Interface (EMIF) module with ECC
- Supports LPDDR4 memory types that comply with the JESD209-4B specification. (No support for byte mode LPDDR4 memories, or memories with more than 17 row address bits)
- Supports speeds up to 3200 MT/s
- 32-bit and 16-bit data bus with inline ECC bus up to 12.8GB/s
- General-Purpose Memory Controller (GPMC)
- 512KB on-chip SRAM in MAIN domain, protected by ECC
Virtualization:
- Hypervisor support in Arm Cortex-A72
- Independent processing subsystems with Arm Cortex-A72, Arm Cortex-R5F with isolated safety MCU island
- IO virtualization support
- Peripheral Virtualization Unit (PVU) for low latency high bandwidth peripheral traffic
- Multi-region firewall support for memory and peripheral isolation
- Virtualization support with Ethernet, PCIe, and DMA
-
Device security (on select part numbers):
- Secure boot with secure runtime support
- Customer programmable root key, up to RSA-4K or ECC-512
- Embedded hardware security module
- Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES
Functional Safety:
- Functional Safety-Compliant targeted (on select part numbers)
- Developed for functional safety applications
- Documentation will be available to aid ISO 26262 and IEC 61508 functional safety system design up to ASIL-D/SIL-3 targeted
- Systematic capability up to ASIL-D/SIL-3 targeted
- Hardware integrity up to ASIL-D/SIL-3 targeted for MCU Domain
- Hardware integrity up to ASIL-D/SIL-3 targeted for Extended MCU (EMCU) portion of the Main Domain
- Hardware integrity up to ASIL-B/SIL-2 targeted for remainder of the Main Domain
- FFI isolation provided between EMCU and the remainder of the Main Domain
- Safety-related certification
- ISO 26262 and IEC 61508 planned
- AEC-Q100 qualified on part number variants ending in Q1
-
High-speed interfaces:
- Integrated Ethernet TSN/AVB switch supporting up to 4 (DRA821U4) or 2 (DRA821U2) external ports:
- One port supports 5Gb, 10Gb USXGMII/XFI
- All ports support 2.5Gb SGMII
- All ports support 1Gb SGMII/RGMII
- DRA821U4: Any single port can support QSGMII (using all 4 internal ports)
- Non-blocking wire-rate store and forward switch
- InterVLAN (Layer3) routing support
- Time synchronization support with IEEE 1588(annex D,E,F)
- TSN/AVB support for traffic scheduling, shaping
- Port mirroring feature for debug and diagnostics
- Policing and rate limiting support
- One RGMII/RMII port in safety MCU island
- Integrated Ethernet TSN/AVB switch supporting up to 4 (DRA821U4) or 2 (DRA821U2) external ports:
- One PCI-Express Gen3 controller
- Gen1, Gen2, and Gen3 operation with auto-negotiation
- 4× lanes
- One USB 3.1 Gen1 dual-role device subsystem
- Supports type-C switching
- Independently configurable as USB host, USB peripheral, or USB dual-role device
Automotive interfaces:
- Twenty CAN-FD ports
- 12× Universal Asynchronous Receiver/Transmitter (UART)
- 11× Serial Peripheral Interfaces (SPI)
- One 8-channel ADC
- 10× Inter-Integrated Circuit ( I2C™)
- 2× Improved Inter-Integrated Circuit ( I3C)
Audio interfaces:
- 3× Multichannel Audio Serial Port (McASP) modules
Flash memory interfaces:
- Embedded Multi Media Card ( eMMC™ 5.1) interface
- Support speeds of up to HS400
- One Secure Digital 3.0/Secure Digital Input Output 3.0 (SD3.0/SDIO3.0) interfaces
- One Octal SPI / Xccela™ / HyperBus™ Memory Controller (HBMC) interface
- 16-nm FinFET technology
- 17.2 mm x 17.2 mm, 0.8 mm pitch, IPC Class 3 PCB
Jacinto™ DRA821x processors, based on the Armv8 64-bit architecture, are optimized for gateway systems with cloud connectivity. The System-on-Chip (SoC) design reduces system-level costs and complexity through integration—notably, a system MCU, functional safety and security features, and an Ethernet switch for high-speed communication. Integrated diagnostics and functional safety features are targeted to ASIL-D and SIL 3 certification requirements. Real-time control and low-latency communication are enabled by a PCIe controller and a TSN capable Gigabit Ethernet switch.
Up to four general-purpose Arm® Cortex®-R5F subsystems can handle low-level, timing-critical processing tasks and leave the Arm® Cortex®-A72 core unencumbered for advanced and cloud-based applications.
Jacinto DRA821x processors also include the concept of the Extended MCU (eMCU) domain. This domain is a subset of the processors and peripherals on the main domain targeted at higher functional safety enablement, such as ASIL-D/SIL-3. The functional block diagram highlights which IP are included in the eMCU. For more details about eMCU and functional safety, see the DRA821 Safety Manual Processors Texas Instruments Jacinto™ 7 Family of Products (SPRUIX4).
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
設計與開發
電源供應解決方案
為 DRA821U-Q1 尋找可用的電源供應解決方案。TI 提供適用於 TI 與非 TI 之系統單晶片 (SoC)、處理器、微控制器、感測器或現場可編程邏輯閘陣列 (FPGA) 的電源供應解決方案。
J721EXCPXEVM — 適用於 Jacinto™ 7 處理器的通用處理器電路板
適用於 Jacinto™ 7 處理器的 J721EXCP01EVM 通用處理器電路板,可讓您評估汽車與工業市場的視覺分析與網路應用。通用處理器電路板相容於所有 Jacinto 7 處理器系統模組(單獨出售或搭售),並且包含與輸入/輸出、JTAG 和各種擴充卡間的基本連線功能。
此多部分評估平台旨在降低整體評估成本、加快開發速度並縮短上市時間。
此 EVM 受處理器 SDK-Vision 支援,其中包含基礎驅動器、運算與視覺核心,以及範例應用架構與示範,可說明如何運用 Jacinto 7 處理器的強大異質架構。
J7EXPCXEVM — 閘道/乙太網路交換器擴充卡
Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our Gateway/Ethernet switch expansion card.
TMDSEMU560V2STM-U — XDS560v2 System Trace USB 偵錯探測器
XDS560v2 是 XDS560™ 偵錯探測器系列的最高性能表現,支援傳統 JTAG 標準 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。請注意,序列線偵錯 (SWD) 不受支援。
所有 XDS 偵錯探測器均支援所有具有嵌入式追踪緩衝區 (ETB) 的 ARM 和 DSP 處理器中的核心和系統追蹤功能。對於針腳追蹤則需要 XDS560v2 PRO TRACE。
XDS560v2 透過 MIPI HSPT 60 針腳接頭 (具有用於 TI 14 針腳、TI 20 針腳和 ARM 20 針腳的多轉接器) 連接到目標電路板,並透過 USB2.0 高速 (480Mbps) (...)
LB-3P-TRACE32-ARM — 適用於 Arm® 架構微控制器和處理器的 Lauterbach TRACE32® 偵錯和追蹤系統
Lauterbach 的 TRACE32® 工具是一套先進的軟硬體元件,可讓開發人員分析、最佳化及認證各種 Arm® 架構微控制器和處理器。全球知名的嵌入式系統和 SoC 偵錯和追蹤解決方案是完美的解決方案,適用於從早期的矽前 (pre-silicon) 開發,到產品認證和現場故障排除等所有開發階段。Lauterbach 工具的直覺模組化設計為工程師提供現今最高的可用性能,以及可隨需求變化而調整和成長的系統。藉由 TRACE32® 偵錯器,開發人員也可透過單一偵錯介面,同時偵錯和控制 SoC 中的任何 C28x/C29x/C6x/C7x DSP 核心及所有其他 Arm (...)
PROCESSOR-SDK-J7200 — 適用 DRA821 Jacinto™ 處理器的軟體開發套件
CCSTUDIO — Code Composer Studio™ 整合式開發環境 (IDE)
Code Composer Studio 提供直覺式的使用者介面,引導使用者完成應用程式開發的每個步驟。它包含最佳化 C/C++ 編譯器、原始碼編輯器、專案建構環境、偵錯器、性能評測工具及其他多種功能。熟悉的工具和介面可讓您以簡單且輕鬆的方式開始開發。
Code Composer Studio 結合 Eclipse® (...)
SAFETI_CQKIT — 安全編譯器資格套件
安全編譯器資格認證套件:
- 對 TI 客戶免費
- 不需要使用者進行資格測試
- 支援編譯器覆蓋範圍分析*
- * 覆蓋範圍資料收集的說明可從每個 QKIT 下載頁面下載。
- 不包括 Validas 諮詢
如需存取安全編譯器資格認證套件,請按一下上面其中一個索取按鈕。
如需進一步了解功能安全產品,請造訪 (...)
SYSCONFIG — Standalone desktop version of SysConfig
SysConfig is a configuration tool designed to simplify hardware and software configuration challenges to accelerate software development.
SysConfig is available as part of the Code Composer Studio™ integrated development environment as well as a standalone application. Additionally SysConfig (...)
支援產品和硬體
產品
汽車 mmWave 雷達感測器
C2000 即時微控制器
Wi-Fi 產品
工業 mmWave 雷達感測器
Arm Cortex-M4 MCU
Arm Cortex-M0+ MCU
Arm Cortex-R MCU
Sub-1 GHz 無線 MCU
汽車無線連線產品
低耗電 2.4GHz 產品
汽車駕駛輔助 SoC
音訊與雷達 DSP SoC
汽車網路 SoC
多媒體與工業網路 SoC
GHS-3P-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS
GHS-3P-UVELOSITY — Green Hills Software u-velOSity Safety RTOS
QNX-3P-NEUTRINO-RTOS — QNX Neutrino RTOS
EXLFR-3P-ESYNC-OTA — 適用於軟體定義車輛的 Excelfore esync OTA 無線更新
eSync (...)
EXLFR-3P-TSN — ExelFore's time sensitive network (TSN) automotive paths for safety-critical communications
乙太網路技術能以具成本效益的方式,將車內頻寬從 10MB 分支擴充至 10GB 以上。它還提供動態網路切換、網路安全性,而且能夠從雲端連線裝置。Excelfore 的 SOME/IP、DoIP、RTP、RTCP 和 UDS 通訊協定可將傳統系統帶入 SDV 時代,無縫整合至乙太網路骨幹,為 CAN (...)
VCTR-3P-MICROSAR — 適用於微控制器和高性能電腦 (HPC) 的 Vector MICROSAR AUTOSAR 軟體
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCBGA (ALM) | 433 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。