TDA2SG
- Architecture designed for ADAS applications
- Video, image, and
gaphics processing support
- Full-HD video (1920 × 1080p, 60 fps)
- Multiple video input and video output
- Dual Arm® Cortex®-A15 microprocessor subsystem
- Up to two C66x floating-point VLIW DSP
- Fully object-code compatible with C67x and C64x+
- Up to thirty-two 16 × 16-Bit fixed-point multiplies per cycle
- Up to 2.5MB of on-chip L3 RAM
- Level 3 (L3) and level 4 (L4) interconnects
- Two DDR2/DDR3/DDR3L memory interface (EMIF) modules
- Supports up to DDR2-800 and DDR3-1066
- Up to 2GB supported per EMIF
- Dual Arm® Cortex®-M4 Image Orocessing Units (IPU)
- Vision acceleration
pac
- Up to four Embedded Vision Engines (EVEs)
- IVA-HD subsystem
- Display
subsystem
- Display controller with DMA engine and up to three pipelines
- HDMI™ encoder: HDMI 1.4a and DVI 1.0 compliant
- 2D-graphics
accelerator (BB2D) subsystem
- Vivante® GC320 core
- Video Processing Engine (VPE)
- Dual-core PowerVR® SGX544 3D GPU
- Three Video Input Port (VIP) modules
- Support for up to 10 multiplexed input ports
- General-Purpose Memory Controller (GPMC)
- 2-port gigabit ethernet (GMAC)
- Enhanced Direct Memory Access (EDMA) controller
- Dual Controller Area Network (DCAN) modules
- CAN 2.0B protocol
- PCI-Express® 3.0 port with integrated PHY
- One 2-lane gen2-compliant port
- or two 1-lane gen2-compliant ports
- Sixteen 32-bit general-purpose timers
- 32-bit MPU watchdog timer
- Ten configurable UART/IrDA/CIR modules
- Four Multichannel Serial Peripheral Interfaces (McSPI)
- Quad SPI interface
- Five Inter-Integrated Circuit (I2C) ports
- SATA interface
- Eight Multichannel Audio Serial Port (McASP) modules
- SuperSpeed USB 3.0 dual-role device
- Three high-speed USB 2.0 dual-role devices
- Four Multimedia Card/Secure Digital/Secure Digital Input Output interfaces (MMC®/SD®/SDIO)
- Up to 247 General-Purpose I/O (GPIO) pins
- Real-Time Clock SubSystem (RTCSS)
- Device security features
- Hardware crypto accelerators and DMA
- Firewalls
- JTAG® lock
- Secure keys
- Secure ROM and boot
- Power, Reset, and Clock Management (PRSM)
- On-chip debug with CTools technology
- Automotive AEC-Q100 qualified
- 28-nm CMOS technology
- 23 mm × 23 mm, 0.8-mm pitch, 760-Pin BGA (ABC)
TI’s new TDA2x System-on-Chip (SoC) is a highly optimized and scalable family of devices designed to meet the requirements of leading Advanced Driver Assistance Systems (ADAS). The TDA2x family enables broad ADAS applications in automobiles by integrating an optimal mix of performance, low power and ADAS vision analytics processing that aims to facilitate a more autonomous and collision-free driving experience.
The TDA2x SoC enables sophisticated embedded vision technology in automobiles by broadest range of ADAS applications including front camera, park assist, surround view and sensor fusion on a single architecture.
The TDA2x SoC incorporates a heterogeneous, scalable architecture that includes a mix of TI’s fixed and floating-point TMS320C66x digital signal processor (DSP) generation cores, Vision AccelerationPac, Arm® Cortex®-A15 MPCore™ and dual-Cortex-M4 processors. The integration of a video accelerator for decoding multiple video streams over an Ethernet AVB network, along with graphics accelerators for rendering virtual views, enable a 3D viewing experience. And the TDA2x SoC also integrates a host of peripherals including multi-camera interfaces (both parallel and serial) for LVDS-based surround view systems, displays, CAN and GigB Ethernet AVB.
The Vision AccelerationPac for this family of products includes multiple embedded vision engines (EVEs) offloading the vision analytics functionality from the application processor while also reducing the power footprint. The Vision AccelerationPac is optimized for vision processing with a 32-bit RISC core for efficient program execution and a vector coprocessor for specialized vision processing.
Additionally, TI provides a complete set of development tools for the Arm, DSP, and EVE coprocessor, including C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a debugging interface for visibility into source code execution.
The TDA2x ADAS processor is qualified according to the AEC-Q100 standard.
技術文件
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
D3-3P-DEV — 適用於 AI 相機、硬體、驅動程式與韌體的 D3 Embedded 支援
D3 Embedded 是一家總部位於美國的公司，專注於為高效能應用方式提供整合視覺和毫米波雷達感應、連結、嵌入式處理和人工智慧的端到端解決方案。D3 Embedded 擁有超過 25 年的開發經驗，提供客製化軟體和硬體的開發服務、ISP 架構影像調整、AI 和演算法以及複雜的 DSP 處理鏈開發服務。他們的專業雷達和 DSP 團隊專注於為德州儀器的應用特定處理器提供客製化軟體，其中包括功能強大的全新 C7x DSP。
D3-3P-RVP-TDA2X — 適用於 TDA2 處理器的 D3 Embedded DesignCore® RVP-TDA2x 開發套件
RVP-TDA2x 是用於高階 ADAS 系統的多攝影機平台。它包括兩個 ARM A15 應用處理器、最多四個視覺加速 Pac (EVE) 協同處理器和一個硬體加速的 H.264 編碼器。開發套件支援八個攝影機輸入，但可以視需求自訂。套件購買包括軟體分發和一次性授權。
PROCESSOR-SDK-RADAR — RTOS Processor SDK for Radar
處理器 SDK-Vision (Vision SDK) 和處理器 SDK-Radar (Radar SDK) 是適用於 TDAx 處理器的多處理器軟體開發套件。軟體架構可讓使用者建立不同的 ADAS 應用資料流程，其中包含雷達擷取、雷達處理、視訊擷取、視訊預處理、視訊分析演算法和視訊顯示。.此版本還整合了處理器 SDK Linux，以啟用需要 Linux 和 GPU 的汽車 ADAS 功能和示範。SDK 具備適用 EVE 和 DSP 的基礎驅動器、運算與視覺核心。此外還具有使用 TI 範例演算法的示範使用案例，演練 ADAS SoC 中的不同 CPU (...)
PROCESSOR-SDK-VISION — Linux and RTOS Processor SDK for Vision
處理器 SDK-Vision (Vision SDK) 和處理器 SDK-Radar (Radar SDK) 是適用於 TDAx 處理器的多處理器軟體開發套件。軟體架構可讓使用者建立不同的 ADAS 應用資料流程，其中包含雷達擷取、雷達處理、視訊擷取、視訊預處理、視訊分析演算法和視訊顯示。.此版本還整合了處理器 SDK Linux，以啟用需要 Linux 和 GPU 的汽車 ADAS 功能和示範。SDK 具備適用 EVE 和 DSP 的基礎驅動器、運算與視覺核心。此外還具有使用 TI 範例演算法的示範使用案例，演練 ADAS SoC 中的不同 CPU (...)
CCSTUDIO — Code Composer Studio™ integrated development environment (IDE)
CCStudio™ IDE is part of TI's extensive CCStudio™ development ecosystem and is an integrated development environment for TI's microcontrollers, processors, wireless connectivity devices, and radar sensors. CCStudio IDE is available as desktop or cloud-based applications. The cloud version (...)
SYSCONFIG — Standalone desktop version of SysConfig
CCStudio™ SysConfig is part of TI's extensive CCStudio™ development ecosystem and is a configuration tool that simplifies hardware and software configuration challenges to accelerate software development.
SysConfig provides an intuitive graphical user interface for configuring pins, peripherals, (...)
GHS-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS
QNX-3P-NEUTRINO-RTOS — QNX Neutrino RTOS
MOMENTA-3P-DL-ALGORITHMS — TDA4x 處理器上適用於 ADAS 前置攝影機應用的 Momenta 深度學習演算法
Momenta’s deep learning based algorithms for ADAS applications make full use of the DSP cores and accelerators on TDA4x for neural network processing. Designed to achieve market leading computational and power efficiency, Momenta’s algorithms offer an array of pre- and post-imaging (...)
CLOCKTREETOOL — 適用於 Sitara、車用、視覺分析和數位訊號處理器的時脈樹工具
The Clock Tree Tool (CTT) for Sitara™ ARM®, Automotive, and Digital Signal Processors is an interactive clock tree configuration software that provides information about the clocks and modules in these TI devices. It allows the user to:
- Visualize the device clock tree
- Interact with clock tree (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCBGA (ABC) | 760 | Ultra Librarian |