SWCU194 March 2023 CC1314R10 , CC1354P10 , CC1354R10 , CC2674P10 , CC2674R10
Exceptions are handled and prioritized by the processor and the NVIC. In addition to architecturally defined behavior, the processor's advanced exception and interrupt handling allows implementation defined behavior to benefit from the reduced interrupt latency.