TMS320C6745

Name: TMS320C6745
Brand: TI
SKU: TMS320C6745
Price: 7.779 USD

正在供货

低功耗 C674x 浮点 DSP- 456MHz、QFP

立即订购

数据表

document-pdfAcrobat

TMS320C6745, TMS320C6747 Fixed- and Floating-Point Digital Signal Processor 数据表 (Rev. F) (英文內容)

open-in-new

在线数据表

用户指南

document-pdfAcrobat

TMS320C6745/C6747 DSP Technical Reference Manual (Rev. D) (英文內容)

勘误表

document-pdfAcrobat

TMS320C6745 Fixed/Floating-Point DSP SE (Silicon Revs 3.0, 2.1, 2.0, 1.1, & 1.0) (Rev. G) (英文內容)

TMS320C6745

正在供货

数据表

立即订购

产品详细信息

DSP

1 C674x

DSP MHz (Max)

375, 456

CPU

32-/64-bit

Operating system

TI-RTOS

Ethernet MAC

10/100

Rating

Catalog

Operating temperature range (C)

-40 to 105, -40 to 125, -40 to 90, 0 to 90

DSP

1 C674x

DSP MHz (Max)

375, 456

CPU

32-/64-bit

Operating system

TI-RTOS

Ethernet MAC

10/100

Rating

Catalog

Operating temperature range (C)

-40 to 105, -40 to 125, -40 to 90, 0 to 90

open-in-new

查找其它数字信号处理器 (DSP)

HLQFP (PTP)

176

—

open-in-new

查找其它数字信号处理器 (DSP)

Software Support
- TI DSP/BIOS™
- Chip Support Library and DSP Library
375- and 456-MHz TMS320C674x VLIW DSP
C674x Instruction Set Features
- Superset of the C67x+ and C64x+ ISAs
- Up to 3648 MIPS and 2736 MFLOPS C674x
- Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)
- 8-Bit Overflow Protection
- Bit-Field Extract, Set, Clear
- Normalization, Saturation, Bit-Counting
- Compact 16-Bit Instructions
C674x Two-Level Cache Memory Architecture
- 32KB of L1P Program RAM/Cache
- 32KB of L1D Data RAM/Cache
- 256KB of L2 Unified Mapped RAM/Cache
- Flexible RAM/Cache Partition (L1 and L2)
Enhanced Direct Memory Access Controller 3 (EDMA3):
- 2 Transfer Controllers
- 32 Independent DMA Channels
- 8 Quick DMA Channels
- Programmable Transfer Burst Size
TMS320C674x Fixed- and Floating-Point VLIW DSP Core
- Load-Store Architecture with Nonaligned Support
- 64 General-Purpose Registers (32-Bit)
- Six ALU (32- and 40-Bit) Functional Units
  - Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
  - Supports up to Four SP Additions Per Clock, Four DP Additions Every 2 Clocks
  - Supports up to Two Floating-Point (SP or DP) Reciprocal Approximation (RCPxP) and Square-Root Reciprocal Approximation (RSQRxP) Operations Per Cycle
- Two Multiply Functional Units
  - Mixed-Precision IEEE Floating Point Multiply Supported up to:
    - 2 SP x SP -> SP Per Clock
    - 2 SP x SP -> DP Every Two Clocks
    - 2 SP x DP -> DP Every Three Clocks
    - 2 DP x DP -> DP Every Four Clocks
  - Fixed-Point Multiply Supports Two 32 x 32-Bit Multiplies, Four 16 x 16-Bit Multiplies, or Eight 8 x 8-Bit Multiplies per Clock Cycle, and Complex Multiples
- Instruction Packing Reduces Code Size
- All Instructions Conditional
- Hardware Support for Modulo Loop
  Operation
- Protected Mode Operation
- Exceptions Support for Error Detection and Program Redirection
128KB of RAM Shared Memory (TMS320C6747 Only)
3.3-V LVCMOS I/Os (Except for USB Interfaces)
Two External Memory Interfaces:
- EMIFA
  - NOR (8- or 16-Bit-Wide Data)
  - NAND (8- or 16-Bit-Wide Data)
  - 16-Bit SDRAM with 128-MB Address Space (TMS320C6747 Only)
- EMIFB
  - 32-Bit or 16-Bit SDRAM with 256-MB Address Space (TMS320C6747)
  - 16-Bit SDRAM with 128-MB Address Space (TMS320C6745)
Three Configurable 16550-Type UART Modules:
- UART0 with Modem Control Signals
- Autoflow Control Signals (CTS, RTS) on UART0 Only
- 16-Byte FIFO
- 16x or 13x Oversampling Option
LCD Controller (TMS320C6747 Only)
Two Serial Peripheral Interfaces (SPIs) Each with One Chip Select
Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO)
Two Master and Slave Inter-Integrated Circuit (I²C Bus™)
One Host-Port Interface (HPI) with 16-Bit-Wide Muxed Address/Data Bus for High Bandwidth (TMS320C6747 Only)
Programmable Real-Time Unit Subsystem (PRUSS)
- Two Independent Programmable Realtime Unit (PRU) Cores
  - 32-Bit Load and Store RISC Architecture
  - 4KB of Instruction RAM per Core
  - 512 Bytes of Data RAM per Core
  - PRUSS can be Disabled via Software to Save Power
- Standard Power-Management Mechanism
  - Clock Gating
  - Entire Subsystem Under a Single PSC Clock Gating Domain
- Dedicated Interrupt Controller
- Dedicated Switched Central Resource
USB 1.1 OHCI (Host) with Integrated PHY (USB1) (TMS320C6747 Only)
USB 2.0 OTG Port with Integrated PHY (USB0)
- USB 2.0 High- and Full-Speed Client (TMS320C6747)
- USB 2.0 Full-Speed Client (TMS320C6745)
- USB 2.0 High-, Full-, and Low-Speed Host (TMS320C6747)
- USB 2.0 Full- and Low-Speed Host (TMS320C6745)
- High-Speed Functionality Available on TMS320C6747 Device Only
- End Point 0 (Control)
- End Points 1,2,3,4 (Control, Bulk, Interrupt or ISOC) RX and TX
Three Multichannel Audio Serial Ports (McASPs):
- TMS320C6747 Supports 3 McASPs
- TMS320C6745 Supports 2 McASPs
- Six Clock Zones and 28 Serial Data Pins
- Supports TDM, I2S, and Similar Formats
- DIT-Capable (McASP2)
- FIFO Buffers for Transmit and Receive
10/100 Mbps Ethernet MAC (EMAC):
- IEEE 802.3 Compliant (3.3-V I/O Only)
- RMII Media-Independent Interface
- Management Data I/O (MDIO) Module
Real-Time Clock with 32-kHz Oscillator and Separate Power Rail (TMS320C6747 Only)
One 64-Bit General-Purpose Timer (Configurable as Two 32-Bit Timers)
One 64-Bit General-Purpose Watchdog Timer (Configurable as Two 32-Bit General-Purpose Timers)
Three Enhanced Pulse Width Modulators (eHRPWMs):
- Dedicated 16-Bit Time-Base Counter with Period and Frequency Control
- 6 Single Edge, 6 Dual Edge Symmetric, or 3 Dual Edge Asymmetric Outputs
- Dead-Band Generation
- PWM Chopping by High-Frequency Carrier
- Trip Zone Input
Three 32-Bit Enhanced Capture (eCAP) Modules:
- Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) Outputs
- Single-Shot Capture of up to Four Event Time-Stamps
Two 32-Bit Enhanced Quadrature Encoder Pulse (eQEP) Modules
TMS320C6747 Device:
- 256-Ball Pb-Free Plastic Ball Grid Array (PBGA) [ZKB Suffix], 1.0-mm Ball Pitch
TMS320C6745 Device:
- 176-pin PowerPAD™ Plastic Quad Flat Pack [PTP suffix], 0.5-mm Pin Pitch
Commercial, Industrial, Extended, or Automotive Temperature

Software Support
- TI DSP/BIOS™
- Chip Support Library and DSP Library
375- and 456-MHz TMS320C674x VLIW DSP
C674x Instruction Set Features
- Superset of the C67x+ and C64x+ ISAs
- Up to 3648 MIPS and 2736 MFLOPS C674x
- Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)
- 8-Bit Overflow Protection
- Bit-Field Extract, Set, Clear
- Normalization, Saturation, Bit-Counting
- Compact 16-Bit Instructions
C674x Two-Level Cache Memory Architecture
- 32KB of L1P Program RAM/Cache
- 32KB of L1D Data RAM/Cache
- 256KB of L2 Unified Mapped RAM/Cache
- Flexible RAM/Cache Partition (L1 and L2)
Enhanced Direct Memory Access Controller 3 (EDMA3):
- 2 Transfer Controllers
- 32 Independent DMA Channels
- 8 Quick DMA Channels
- Programmable Transfer Burst Size
TMS320C674x Fixed- and Floating-Point VLIW DSP Core
- Load-Store Architecture with Nonaligned Support
- 64 General-Purpose Registers (32-Bit)
- Six ALU (32- and 40-Bit) Functional Units
  - Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
  - Supports up to Four SP Additions Per Clock, Four DP Additions Every 2 Clocks
  - Supports up to Two Floating-Point (SP or DP) Reciprocal Approximation (RCPxP) and Square-Root Reciprocal Approximation (RSQRxP) Operations Per Cycle
- Two Multiply Functional Units
  - Mixed-Precision IEEE Floating Point Multiply Supported up to:
    - 2 SP x SP -> SP Per Clock
    - 2 SP x SP -> DP Every Two Clocks
    - 2 SP x DP -> DP Every Three Clocks
    - 2 DP x DP -> DP Every Four Clocks
  - Fixed-Point Multiply Supports Two 32 x 32-Bit Multiplies, Four 16 x 16-Bit Multiplies, or Eight 8 x 8-Bit Multiplies per Clock Cycle, and Complex Multiples
- Instruction Packing Reduces Code Size
- All Instructions Conditional
- Hardware Support for Modulo Loop
  Operation
- Protected Mode Operation
- Exceptions Support for Error Detection and Program Redirection
128KB of RAM Shared Memory (TMS320C6747 Only)
3.3-V LVCMOS I/Os (Except for USB Interfaces)
Two External Memory Interfaces:
- EMIFA
  - NOR (8- or 16-Bit-Wide Data)
  - NAND (8- or 16-Bit-Wide Data)
  - 16-Bit SDRAM with 128-MB Address Space (TMS320C6747 Only)
- EMIFB
  - 32-Bit or 16-Bit SDRAM with 256-MB Address Space (TMS320C6747)
  - 16-Bit SDRAM with 128-MB Address Space (TMS320C6745)
Three Configurable 16550-Type UART Modules:
- UART0 with Modem Control Signals
- Autoflow Control Signals (CTS, RTS) on UART0 Only
- 16-Byte FIFO
- 16x or 13x Oversampling Option
LCD Controller (TMS320C6747 Only)
Two Serial Peripheral Interfaces (SPIs) Each with One Chip Select
Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO)
Two Master and Slave Inter-Integrated Circuit (I²C Bus™)
One Host-Port Interface (HPI) with 16-Bit-Wide Muxed Address/Data Bus for High Bandwidth (TMS320C6747 Only)
Programmable Real-Time Unit Subsystem (PRUSS)
- Two Independent Programmable Realtime Unit (PRU) Cores
  - 32-Bit Load and Store RISC Architecture
  - 4KB of Instruction RAM per Core
  - 512 Bytes of Data RAM per Core
  - PRUSS can be Disabled via Software to Save Power
- Standard Power-Management Mechanism
  - Clock Gating
  - Entire Subsystem Under a Single PSC Clock Gating Domain
- Dedicated Interrupt Controller
- Dedicated Switched Central Resource
USB 1.1 OHCI (Host) with Integrated PHY (USB1) (TMS320C6747 Only)
USB 2.0 OTG Port with Integrated PHY (USB0)
- USB 2.0 High- and Full-Speed Client (TMS320C6747)
- USB 2.0 Full-Speed Client (TMS320C6745)
- USB 2.0 High-, Full-, and Low-Speed Host (TMS320C6747)
- USB 2.0 Full- and Low-Speed Host (TMS320C6745)
- High-Speed Functionality Available on TMS320C6747 Device Only
- End Point 0 (Control)
- End Points 1,2,3,4 (Control, Bulk, Interrupt or ISOC) RX and TX
Three Multichannel Audio Serial Ports (McASPs):
- TMS320C6747 Supports 3 McASPs
- TMS320C6745 Supports 2 McASPs
- Six Clock Zones and 28 Serial Data Pins
- Supports TDM, I2S, and Similar Formats
- DIT-Capable (McASP2)
- FIFO Buffers for Transmit and Receive
10/100 Mbps Ethernet MAC (EMAC):
- IEEE 802.3 Compliant (3.3-V I/O Only)
- RMII Media-Independent Interface
- Management Data I/O (MDIO) Module
Real-Time Clock with 32-kHz Oscillator and Separate Power Rail (TMS320C6747 Only)
One 64-Bit General-Purpose Timer (Configurable as Two 32-Bit Timers)
One 64-Bit General-Purpose Watchdog Timer (Configurable as Two 32-Bit General-Purpose Timers)
Three Enhanced Pulse Width Modulators (eHRPWMs):
- Dedicated 16-Bit Time-Base Counter with Period and Frequency Control
- 6 Single Edge, 6 Dual Edge Symmetric, or 3 Dual Edge Asymmetric Outputs
- Dead-Band Generation
- PWM Chopping by High-Frequency Carrier
- Trip Zone Input
Three 32-Bit Enhanced Capture (eCAP) Modules:
- Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) Outputs
- Single-Shot Capture of up to Four Event Time-Stamps
Two 32-Bit Enhanced Quadrature Encoder Pulse (eQEP) Modules
TMS320C6747 Device:
- 256-Ball Pb-Free Plastic Ball Grid Array (PBGA) [ZKB Suffix], 1.0-mm Ball Pitch
TMS320C6745 Device:
- 176-pin PowerPAD™ Plastic Quad Flat Pack [PTP suffix], 0.5-mm Pin Pitch
Commercial, Industrial, Extended, or Automotive Temperature

open-in-new

查找其它数字信号处理器 (DSP)

The TMS320C6745/6747 device is a low-power digital signal processor based on a TMS320C674x DSP core. It consumes significantly lower power than other members of the TMS320C6000™ platform of DSPs.

The TMS320C6745/6747 device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs) to quickly bring to market devices featuring high processing performance .

The TMS320C6745/6747 DSP core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 32-KB direct mapped cache and the Level 1 data cache (L1D) is a 32-KB 2-way set-associative cache. The Level 2 program cache (L2P) consists of a 256-KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by other hosts in the system, an additional 128KB of RAM shared memory (TMS320C6747 only) is available for use by other hosts without affecting DSP performance.

The peripheral set includes: a 10/100 Mbps Ethernet MAC (EMAC) with a management data input/output (MDIO) module; two I²C Bus interfaces; 3 multichannel audio serial ports (McASPs) with 16/9 serializers and FIFO buffers; two 64-bit general-purpose timers each configurable (one configurable as watchdog); a configurable 16-bit host-port interface (HPI) [TMS320C6747 only]; up to 8 banks of 16 pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; 3 UART interfaces (one with both RTS and CTS); three enhanced high-resolution pulse width modulator (eHRPWM) peripherals; three 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 auxiliary pulse width modulator (APWM) outputs; two 32-bit enhanced quadrature encoded pulse (eQEP) peripherals; and 2 external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals, and a higher speed memory interface (EMIFB) for SDRAM.

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the TMS320C6745/6747 device and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbps and 100 Mbps in either half- or full-duplex mode. Additionally, an MDIO interface is available for PHY configuration.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

The TMS320C6745/6747 device is a low-power digital signal processor based on a TMS320C674x DSP core. It consumes significantly lower power than other members of the TMS320C6000™ platform of DSPs.

The TMS320C6745/6747 device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs) to quickly bring to market devices featuring high processing performance .

open-in-new

查找其它数字信号处理器 (DSP)

下载

技术文档

star

= TI 精选相关文档

未找到结果。请清除搜索，并重试。

显示全部 46 项

	类型	标题	下载最新的英文版本	日期
*	数据表	TMS320C6745, TMS320C6747 Fixed- and Floating-Point Digital Signal Processor 数据表 (Rev. F)		2014年 6月 17日
*	勘误表	TMS320C6745 Fixed/Floating-Point DSP SE (Silicon Revs 3.0, 2.1, 2.0, 1.1, & 1.0) (Rev. G)		2014年 6月 17日
*	用户指南	TMS320C6745/C6747 DSP Technical Reference Manual (Rev. D)		2016年 9月 21日
	应用手册	如何将 CCS 3.x 工程迁移至最新的 Code Composer Studio™ (CCS) (Rev. A)	下载英文版本 (Rev.A)	2021年 5月 19日
	用户指南	SYS/BIOS (TI-RTOS Kernel) User's Guide (Rev. V)		2020年 6月 1日
	应用手册	FFT		2019年 6月 11日
	应用手册	Programming PLL controllers on OMAP-L1x8/C674x/AM18xx		2019年 4月 25日
	应用手册	TMS320C6747/45/43 Power Consumption Summary		2019年 4月 23日
	应用手册	General Hardware Design/BGA PCB Design/BGA Decoupling		2019年 2月 22日
	应用手册	OMAP-L13x / C674x / AM1x Schematic Review Checklist		2019年 2月 14日
	应用手册	Digital Audio With McASP		2019年 1月 10日
	技术文章	Bringing the next evolution of machine learning to the edge		2018年 11月 27日
	应用手册	High-Speed Interface Layout Guidelines (Rev. H)		2018年 10月 11日
	技术文章	How quality assurance on the Processor SDK can improve software scalability		2018年 8月 22日
	白皮书	Designing professional audio mixers for every scenario		2018年 6月 28日
	用户指南	OMAP-L137 C6000 DSP+ARM Processor Technical Reference Manual (Rev. D)		2016年 9月 21日
	技术文章	Clove: Low-Power video solutions based on Sitara™ AM57x processors		2016年 7月 21日
	技术文章	TI's new DSP Benchmark Site		2016年 2月 8日
	用户指南	System Analyzer User's Guide (Rev. F)		2013年 11月 18日
	应用手册	USB 2.0 板载设计及布线指南 (Rev. A)	下载最新的英文版本 (Rev.H)	2013年 7月 26日
	用户指南	TMS320C6000 Assembly Language Tools v 7.3 User's Guide (Rev. W)		2012年 8月 21日
	用户指南	TMS320C6000 Optimizing Compiler v 7.3 User's Guide (Rev. U)		2012年 8月 21日
	应用手册	Using the OMAP-L1x7 Bootloader (Rev. G)		2012年 6月 1日
	应用手册	Using the TMS320C6747/45/43 Bootloader (Rev. C)		2012年 6月 1日
	应用手册	Power Consumption Guide for the C66x		2011年 10月 6日
	用户指南	TMS320C674x/OMAP-L137 Processor Peripherals Overview Reference Guide (Rev. F)		2011年 9月 14日
	白皮书	Middleware/Firmware design challenges due to dynamic raw NAND market		2011年 5月 19日
	应用手册	使用离散 DC/DC 转换器和 LDO 的电源解决方案 (Rev. B)	下载英文版本 (Rev.B)	2010年 10月 8日
	用户指南	TMS320C674x DSP Megamodule Reference Guide (Rev. A)		2010年 8月 3日
	用户指南	TMS320C674x DSP CPU 和指令集用户指南 (Rev. B)		2010年 7月 30日
	应用手册	Power Solution using LDO's (Rev. A)		2010年 3月 25日
	应用手册	Power Solution using a Dual DCDC Converter and a LDO (Rev. A)		2010年 3月 25日
	用户指南	TMS320C6000 Assembly Language Tools v 7.0 User's Guide (Rev. S)		2010年 3月 18日
	用户指南	TMS320C6000 Optimizing Compiler v 7.0 User's Guide (Rev. Q)		2010年 3月 18日
	应用手册	OMAP-L137 TMS320C6747/C6745/C6743 Pin Multiplexing Utility (Rev. A)		2009年 9月 26日
	应用手册	TMS320C6747/45/43 Complementary Products		2009年 9月 23日
	白皮书	Efficient fixed- and floating-point code execution on the TMS320C674x core		2009年 6月 24日
	应用手册	TMS320DM674x/OMAP-L1x Universal Bus Downstream Compliance Testing		2009年 3月 12日
	应用手册	TMS320DM674x/OMAP-L1x Universal Serial Bus Upstream Device Compliance Testing		2009年 3月 12日
	应用手册	TMS320DM67x/OMAP-L1x USB Compliance Checklist		2009年 3月 12日
	应用手册	TMS320C6745 Technical Brief (Rev. B)		2009年 2月 18日
	用户指南	TMS320C674x DSP Cache User's Guide (Rev. A)		2009年 2月 11日
	用户指南	TMS320C6000 Assembly Language Tools v 6.1 User's Guide (Rev. Q)		2008年 5月 15日
	用户指南	TMS320C6000 Optimizing Compiler v 6.1 User's Guide (Rev. O)		2008年 5月 15日
	用户指南	TMS320C6000 Assembly Language Tools v 6.0 Beta User's Guide (Rev. P)		2006年 10月 31日
	用户指南	TMS320C6000 Optimizing Compiler v 6.0 Beta User's Guide (Rev. N)		2005年 7月 29日

设计与开发

有关其他条款或所需资源，请点击下面的任何链接来查看详情页面。

评估板

TMDSOSKL137 — OMAP-L137/TMS320C6747 浮点入门套件

与 Spectrum Digital Inc. 联合开发的 OMAP-L137/TMS320C6747 浮点入门套件是低成本开发平台，旨在加快基于 TI OMAP-L13x 应用处理器和 TMS320C674x 定点/浮点 DSP（TMS320C6747、TMS320C6745 和 TMS320C6743）的高精度应用的开发速度。该套件使用 USB 通信来真正实现即插即用功能。初级和熟练的设计人员都可以使用该入门套件的全功能 Code Composer Studio^TM 集成开发环境 (IDE) 和 eXpressDSP^TM 软件（包含 DSP/BIOS™ (...)

现货

数量限制: 1

调试探针

TMDSEMU200-U — Spectrum Digital XDS200 USB 仿真器

Spectrum Digital XDS200 是最新 XDS200 系列 TI 处理器调试探针（仿真器）的首个模型。XDS200 系列拥有超低成本 XDS100 与高性能 XDS560v2 之间的低成本与高性能的完美平衡。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS 调试探针均支持内核和系统跟踪。

Spectrum Digital XDS200 通过 TI 20 引脚连接器（带有适合 TI 14 引脚、TI 10 引脚和 ARM 20 引脚的多个适配器）连接到目标板，而通过 USB2.0 高速连接 (480Mbps) 连接到主机 PC。要在主机 (...)

现货

数量限制: 3

调试探针

TMDSEMU560V2STM-U — Blackhawk XDS560v2 系统跟踪 USB 仿真器

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)

现货

数量限制: 1

调试探针

TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网

现货

数量限制: 1

软件开发套件 (SDK)

PROCESSOR-SDK-C6747 — 适用于 C6747 处理器且支持 TI-RTOS 的处理器 SDK

处理器 SDK（软件开发套件）是统一的软件平台，适用于 TI 嵌入式处理器，设置简单，提供开箱即用的基准测试和演示。处理器 SDK 的所有版本在 TI 的广泛产品系列中保持一致，让开发人员可以无缝地在多种器件之间重用和迁移软件。处理器 SDK 和 TI 的嵌入式处理器解决方案让可扩展平台解决方案的开发变得前所未有地简单。

适用于 C6747、C6745 和 C6743 的处理器 SDK 包括 TI-RTOS 操作系统的各种支持。

RTOS 亮点：

TI-RTOS 内核，一种用于 TI 器件的轻量级实时嵌入式操作系统
芯片支持库、驱动程序和基本的板级支持实用程序
经过优化的 C674x 算法库

了解详情

驱动程序或库

MATHLIB — 用于浮点器件的 DSP 数学函数库

德州仪器 (TI) 数学库是优化的浮点数学函数库，用于使用 TI 浮点器件的 C 编程器。这些例程通常用于计算密集型实时应用，最佳执行速度是这些应用的关键。通过使用这些例程（而不是在现有运行时支持中找到的例程），您可以在无需重写现有代码的情况下获得更快的执行速度。MATHLIB 库包括目前在现有实时支持库中提供的所有浮点数学例程。这些新函数可称为当前实时支持库名称或包含在数学库中的新名称。

了解详情

驱动程序或库

SPRC264 — TMS320C6000 图像库 (IMGLIB)

C5000/6000 Image Processing Library (IMGLIB) is an optimized image/video processing function library for C programmers. It includes C-callable general-purpose image/video processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

了解详情

驱动程序或库

SPRC265 — TMS320C6000 DSP 库 (DSPLIB)

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

了解详情

驱动程序或库

TELECOMLIB — 用于 TMS320C64x+ 和 TMS320C55x 处理器的电信和媒体库 - FAXLIB、VoLIB 和 AEC/AER

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

了解详情

IDE、配置、编译器或调试器

CCSTUDIO — Code Composer Studio™ 集成式开发环境 (IDE)

Code Composer Studio؜™ 软件是一个集成开发环境 (IDE)，支持 TI 的微控制器 (MCU) 和嵌入式处理器产品组合。Code Composer Studio 软件包含一整套用于开发和调试嵌入式应用的工具。该软件包含了用于优化的 C/C++ 编译器、源码编辑器、项目构建环境、调试器、分析器以及多种其他功能。直观的 IDE 提供了单个用户界面，可帮助您完成应用开发流程的每个步骤。熟悉的工具和界面让您能够比以前更快地上手。Code Composer Studio 软件将 Eclipse 软件框架的优点和 TI (...)

了解详情

软件编解码器

ADT-3P-DSPVOIPCODECS — 自适应数字技术 DSP VOIP、语音和音频编解码器

Adaptive Digital 是音质增强算法的开发公司，提供可与 TI DSP 配合使用的一流声学回声消除软件。Adaptive Digital 在算法开发、实施、优化和配置调优方面具有丰富的经验。他们提供适用于语音技术、音质软件、回声消除、会议软件、语音压缩算法的解决方案和即用型解决方案。

如需了解有关 Adaptive Digital 的更多信息，请访问 https://www.adaptivedigital.com。

由 Adaptive Digital Technologies, Inc. 提供

转至第三方

软件编解码器

VOCAL-3P-DSPVOIPCODECS — Vocal Technologies DSP VoIP 编解码器

经过 25 年以上的组装和 C 代码开发，VOCAL 的模块化软件套件可用于各种各样的 TI DSP 产品。产品具体包括 ATA、VoIP 服务器和网关、基于 HPNA 的 IPBX、视频监控、语音和视频会议、语音和数据射频器件、RoIP 网关、政务安全器件、合法拦截软件、医疗设备、嵌入式调制解调器、T.38 传真和 FoIP。

如需了解有关 Vocal Technologies 的更多信息，请访问 https://www.vocal.com。

由 VOCAL Technologies, Ltd. 提供

转至第三方

仿真模型

C6745 PTP BSDL Model (Rev. C)

SPRM327C.ZIP (16 KB) - BSDL Model

下载

仿真模型

C6745 PTP IBIS Model (Rev. B)

SPRM389B.ZIP (109 KB) - IBIS Model

下载

设计工具

PROCESSORS-3P-SEARCH — Arm-based MPU, arm-based MCU and DSP third-party search tool

TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)

下载

原理图