ZHCSL05C
October 2019 – October 2023
TPS65313-Q1
PRODUCTION DATA
1
1
特性
2
应用
3
说明
4
器件功能方框图
5
Revision History
6
说明（续）
7
Device Option Table
8
Pin Configuration and Functions
9
Specifications
9.1
Absolute Maximum Ratings
9.2
ESD Ratings
9.3
Recommended Operating Conditions
9.4
Thermal Information
9.5
Power-On-Reset, Current Consumption, and State Timeout Characteristics
9.6
PLL/Oscillator and SYNC_IN Pin Characteristics
9.7
Wide-VIN Synchronous Buck Regulator (Wide-VIN BUCK) Characteristics
9.8
Low-Voltage Synchronous Buck Regulator (LV BUCK) Characteristics
9.9
Synchronous Boost Converter (BOOST) Characteristics
9.10
Internal Voltage Regulator (VREG) Characteristics
9.11
Voltage Monitors for Regulators Characteristics
9.12
External General Purpose Voltage Monitor Characteristics
9.13
VIN and VIN_SAFE Under-Voltage and Over-Voltage Warning Characteristics
9.14
WAKE Input Characteristics
9.15
NRES (nRESET) Output Characteristics
9.16
ENDRV/nIRQ Output Characteristics
9.17
Analog DIAG_OUT
9.18
Digital INPUT/OUTPUT IOs (SPI Interface IOs, DIAG_OUT/SYNC_OUT, MCU_ERROR)
9.19
BUCK1, BUCK2, BOOST Thermal Shutdown / Over Temperature Protection Characteristics
9.20
PGNDx Loss Detection Characteristics
9.21
SPI Timing Requirements
9.22
SPI Characteristics
9.23
Typical Characteristics
10
Parameter Measurement Information
11
Detailed Description
11.1
Overview
11.2
Functional Block Diagram
11.3
Wide-VIN Buck Regulator (BUCK1)
11.3.1
Fixed-Frequency Voltage-Mode Step-Down Regulator
11.3.2
Operation
11.3.3
Voltage Monitoring (Monitoring and Protection)
11.3.4
Overcurrent Protection (Monitoring and Protection)
11.3.5
Thermal Warning and Shutdown Protection (Monitoring and Protection)
11.3.6
Overvoltage Protection (OVP) (Monitoring and Protection)
11.3.7
Extreme Overvoltage Protection (EOVP) (Monitoring and Protection)
11.4
Low-Voltage Buck Regulator (BUCK2)
11.4.1
Fixed-Frequency Peak-Current Mode Step-Down Regulator
11.4.2
Operation
11.4.3
Output Voltage Monitoring (Monitoring and Protection)
11.4.4
Overcurrent Protection (Monitoring and Protection)
11.4.5
Thermal Sensor Warning and Thermal Shutdown Protection (Monitoring and Protection)
11.4.6
Overvoltage Protection (OVP) (Monitoring and Protection)
11.5
Low-Voltage Boost Converter (BOOST)
11.5.1
Output Voltage Monitoring (Monitoring and Protection)
11.5.2
Overcurrent Protection (Monitoring and Protection)
11.5.3
Thermal Sensor Warning and Shutdown Protection (Monitoring and Protection)
11.5.4
Overvoltage Protection (OVP) (Monitoring and Protection)
11.6
VREG Regulator
11.7
BUCK1, BUCK2, and BOOST Switching Clocks and Synchronization (SYNC_IN) Clock
11.7.1
Internal fSW Clock Configuration (fSW Derived from an Internal Oscillator)
11.7.2
BUCK1 Switching Clock-Monitor Error (Internal fSW Clock Configuration)
11.7.3
BUCK2 Switching Clock-Monitor Error (Internal fSW Clock Configuration)
11.7.4
BOOST Switching Clock-Monitor Error (Internal fSW Clock Configuration)
11.7.5
External fSW Clock Configuration (fSW Derived from SYNC_IN and PLL Clocks)
11.7.5.1
SYNC_IN, PLL, and VCO Clock Monitors
11.7.5.2
BUCK1 Switching Clock-Monitor Error (External fSW Clock Configuration)
11.7.5.3
BUCK2 Switching Clock-Monitor Error (External fSW Clock Configuration)
11.7.5.4
BOOST Switching Clock-Monitor Error (External fSW Clock Configuration)
11.8
BUCK1, BUCK2, and BOOST Switching-Clock Spread-Spectrum Modulation
11.9
Monitoring, Protection and Diagnostics Overview
11.9.1
Safety Functions and Diagnostic Overview
11.9.2
Supply Voltage Monitor (VMON)
11.9.3
Clock Monitors
11.9.4
Analog Built-In Self-Test
11.9.4.1
ABIST During Power-Up or Start-Up Event
11.9.4.2
ABIST in the RESET state
11.9.4.3
ABIST in the DIAGNOSTIC, ACTIVE, and SAFE State
11.9.4.4
ABIST Scheduler in the ACTIVE State
11.9.5
Logic Built-In Self-Test
11.9.6
Junction Temperature Monitors
11.9.7
Current Limit
11.9.8
Loss of Ground (GND)
11.9.9
Diagnostic Output Pin (DIAG_OUT)
11.9.9.1
Analog MUX Mode on DIAG_OUT
11.9.9.2
Digital MUX Mode on DIAG_OUT
11.9.9.2.1
MUX-Output Control Mode
11.9.9.2.2
Device Interconnect Mode
11.9.10
Watchdog
11.9.10.1
WD Question and Answer Configurations
11.9.10.2
WD Failure Counter and WD Status
11.9.10.3
WD SPI Event Definitions
11.9.10.4
WD Q&A Sequence Run
11.9.10.5
WD Question and Answer Value Generation
11.9.10.5.1
WD Initialization Events
11.9.11
MCU Error Signal Monitor
11.9.12
NRES Driver
11.9.13
ENDRV/nIRQ Driver
11.9.14
CRC Protection for the Device Configuration Registers
11.9.15
CRC Protection for the Device EEPROM Registers
11.10
General-Purpose External Supply Voltage Monitors
11.11
Analog Wake-up and Failure Latch
11.12
Power-Up and Power-Down Sequences
11.13
Device Fail-Safe State Controller (Monitoring and Protection)
11.13.1
OFF State
11.13.2
INIT State
11.13.3
RESET State (ON Transition From the INIT State)
11.13.4
RESET State (ON Transition From DIAGNOSTIC, ACTIVE, and SAFE State)
11.13.5
DIAGNOSTIC State
11.13.6
ACTIVE State
11.13.7
SAFE State
11.13.8
State Transition Priorities
11.14
Wakeup
11.15
Serial Peripheral Interface (SPI)
11.15.1
SPI Command Transfer Phase
11.15.2
SPI Data Transfer Phase
11.15.3
Device SPI Status Flag Response Byte
11.15.4
Device SPI Data Response
11.15.5
Device SPI Master CRC (MCRC) Input
11.15.6
Device SPI Slave CRC (SCRC) Output
11.15.7
SPI Frame Overview
11.16
Register Maps
11.16.1
Device SPI Mapped Registers
11.16.1.1
Memory Maps
11.16.1.1.1
SPI Registers
12
Applications, Implementation, and Layout
12.1
Application Information
12.2
Typical Application
12.2.1
Design Requirements
12.2.2
Detailed Design Procedure
12.2.2.1
Selecting the BUCK1, BUCK2, and BOOST Output Voltages
12.2.2.2
Selecting the BUCK1, BUCK2, and BOOST Inductors
12.2.2.3
Selecting the BUCK1 and BUCK2 Output Capacitors
12.2.2.4
Selecting the BOOST Output Capacitors
12.2.2.5
Input Filter Capacitor Selection for BUCK1, BUCK2, and BOOST
12.2.2.6
Input Filter Capacitors on AVIN and VIN_SAFE Pins
12.2.2.7
Bootstrap Capacitor Selection
12.2.2.8
Internal Linear Regulator (VREG) Output Capacitor Selection
12.2.2.9
EXTSUP Pin
12.2.2.10
WAKE Input Pin
12.2.2.11
VIO Supply Pin
12.2.2.12
External General-Purpose Voltage Monitor Input Pins (EXT_VSENSE1 and EXT_VSENSE2)
12.2.2.13
SYNC_IN Pin
12.2.2.14
MCU_ERR Pin
12.2.2.15
NRES Pin
12.2.2.16
ENDRV/nIRQ Pin
12.2.2.17
DIAG_OUT Pin
12.2.2.18
SPI Pins (NCS,SCK, SDI, SDO)
12.2.2.19
PBKGx, AGND, DGND, and PGNDx Pins
12.2.2.20
Calculations for Power Dissipation and Junction Temperature
12.2.2.20.1
BUCK1 Output Current Calculation
12.2.2.20.2
Device Power Dissipation Estimation
12.2.2.20.3
Device Junction Temperature Estimation
12.2.2.20.3.1
Example for Device Junction Temperature Estimation
12.2.3
Application Curves
12.2.4
Layout
12.2.4.1
Layout Guidelines
12.2.4.2
Layout Example
12.2.4.3
Considerations for Board-Level Reliability (BLR)
12.3
Power Supply Coupling and Bulk Capacitors
13
Device and Documentation Support
13.1
Documentation Support
13.1.1
Related Documentation
13.2
接收文档更新通知
13.3
支持资源
13.4
Trademarks
13.5
静电放电警告
13.6
术语表
14
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RWG|40
MPQF420
散热焊盘机械数据 (封装 | 引脚)
订购信息
zhcsl05c_oa
zhcsl05c_pm
1
特性
符合面向汽车应用的 AEC-Q100 标准：
器件温度等级 1：-40°C 至 +125°C，T
A
支持最高 ASIL-C (ISO 26262) 和 SIL-2 (IEC 61508) 的系统级功能安全要求
同步降压前置稳压器 (BUCK1)
输入电压范围：4V 至 36V
输出电流高达 3.1A
工厂可选输出电压：3.3V 或 3.6V
同步降压稳压器 (BUCK2)
固定输入电压：3.3V 或 3.6V
输出电流高达 2A
工厂可选输出电压：1.2V、1.25V、1.8V 或 2.3V
同步升压转换器 (BOOST)
3.3V 或 3.6V 固定输入电压
输出电流高达 600mA
输出电压为 5V
锁相环 (PLL)
输出频率约为 2.2MHz
SYNC_IN 引脚支持调制或非调制外部时钟
适用于所有稳压器
软启动功能
独立电压监控和诊断
过流、
过载
、过压、欠压和热
保护
内部环路补偿
通过集成自适应随机扩频 (ARSS) 调制实现稳压器开关时钟
关断状态下静态电流为 3µA
SPI
可用于控制和诊断
两个通用外部电压监控器
用于 MCU 或 DSP 的集成式问答看门狗和复位监控器
具有 0.5mm 间距的热增强型 40 引脚 VQFNP 封装