ZHCSNF1 February   2021 BQ25960

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements
    7. 8.7 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Charging System
      2. 9.3.2  Battery Charging Profile
      3. 9.3.3  Device Power Up
      4. 9.3.4  Device HIZ State
      5. 9.3.5  Dual Input Bi-Directional Power Path Management
        1. 9.3.5.1 ACDRV Turn-On Condition
        2. 9.3.5.2 Single Input from VAC to VBUS without ACFET-RBFET
        3. 9.3.5.3 Single Input with ACFET1
        4. 9.3.5.4 Dual Input with ACFET1-RBFET1
        5. 9.3.5.5 Dual Input with ACFET1-RBFET1 and ACFET2-RBFET2
        6. 9.3.5.6 OTG and Reverse TX Mode Operation
      6. 9.3.6  Bypass Mode Operation
      7. 9.3.7  Charging Start-Up
      8. 9.3.8  Adapter Removal
      9. 9.3.9  Integrated 16-Bit ADC for Monitoring and Smart Adapter Feedback
      10. 9.3.10 Device Modes and Protection Status
        1. 9.3.10.1 Input Overvoltage, Overcurrent, Undercurrent, Reverse-Current and Short-Circuit Protection
        2. 9.3.10.2 Battery Overvoltage and Overcurrent Protection
        3. 9.3.10.3 IC Internal Thermal Shutdown, TSBUS, and TSBAT Temperature Monitoring
      11. 9.3.11 INT Pin, STAT, FLAG, and MASK Registers
      12. 9.3.12 Dual Charger Operation Using Primary and Secondary Modes
      13. 9.3.13 CDRVH and CDRVL_ADDRMS Functions
    4. 9.4 Programming
      1. 9.4.1 F/S Mode Protocol
    5. 9.5 Register Maps
      1. 9.5.1 I2C Registers
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Standalone Application Information (for use with main charger)
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
        3. 10.2.1.3 Application Curves
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 第三方产品免责声明
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 接收文档更新通知
    4. 13.4 支持资源
    5. 13.5 Trademarks
    6. 13.6 静电放电警告
    7. 13.7 术语表
  14. 14Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

8.5 Electrical Characteristics

VBUS=8V, VOUT=4V, TJ= -40°C to +85°C, and TJ = 25°C for typical values (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
QUIESCENT CURRENTS
IQ_BAT Quiescent battery current ADC disabled, charge disabled, VBUS, VAC1, and VAC2 not present, VBAT=4V 12 20 µA
ADC enabled (slowest mode), charge disabled, VBUS, VAC1, and VAC2 not present, VBAT=4V 480 750 µA
IQ_VAC Quiescent VAC current ADC disabled, charge disabled, ACDRV disabled, EN_HIZ=1, VAC1 or VAC2 =8V 90 µA
ADC enabled, charge disabled, ACDRV enabled, VAC1 or VAC2= 8V 660 µA
INTERNAL THRESHOLD
VVACUVLOZ VAC rising threshold for active I2C, no VOUT, no VBUS VAC1 or VAC2 rising 3.24 3.4 3.6 V
VVACUVLO VAC falling threshold for I2C stop working VAC1 or VAC2 falling 3.05 3.2 3.4 V
VVACPRESENT VAC rising threshold to turn on ACFET-RBFET VAC1 or VAC2 rising 3.3 3.4 3.5 V
VAC falling threshold to turn off ACFET-RBFET VAC1 or VAC2 falling 3.1 3.2 3.3 V
VVBUSUVLOZ VBUS rising threshold for active I2C, no VOUT, no VAC VBUS rising 3.24 3.4 3.6 V
VVBUSUVLO VBUS falling threshold for I2C stop working VBUS falling 2.65 2.8 2.95 V
VVBUSPRESENT VBUS rising threshold to allow user set CHG_EN =1 VBUS rising 3.3 3.4 3.5 V
VBUS falling VBUS falling 3.1 3.2 3.3 V
VVOUTUVLOZ VOUT rising threshold for active I2C, no VAC, no VBUS VOUT rising 2.48 2.6 2.72 V
VVOUTUVLO VOUT falling threshold for I2C stop working VOUT falling 2.25 2.4 2.55 V
VVOUTPRESENT VOUT rising to threshold allow user set CHG_EN =1 VOUT rising 3.0 3.1 3.2 V
VOUT falling VOUT falling 2.9 3.0 3.1 V
RESISTANCE
RON_BLK VBUS to PMID resistance VBUS=8V 6.1 10.5 mΩ
RON_CH1 PMID to CFH1 resistance PMID=8V 19.3 26.8 mΩ
RON_DH1 CFH1 to VOUT resistance CFLY=4V 11.4 16.8 mΩ
RON_CL1 VOUT to CFL1 resistance VOUT=4V 11.8 18 mΩ
RON_DL1 CFL1 to GND resistance CFLY=4V 12 18.3 mΩ
RON_CH2 PMID to CFH2 resistance PMID=8V 19.3 26.8 mΩ
RON_DH2 CFH2 to VOUT resistance CFLY=4V 11.4 16.8 mΩ
RON_CL2 VOUT to CFL2 resistance VOUT=4V 11.8 18 mΩ
RON_DL2 CFL2 to GND resistance CFLY=4V 12 18.3 mΩ
RVBUS_PD VBUS pull down resistance 5 kΩ
RVAC_PD VAC pull down resistance for both VAC1 and VAC2 VAC=10V 125 Ω
PROTECTION AND ALARM THRESHOLD AND ACCURACY
VBATOVP_RANGE Battery over-voltage range 3.491 4.759 V
VBATOVP_STEP Typical battery over-voltage step 9.985 mV
IBATP BATP leakage current 1.2 µA
IBATN BATN leakage current 1 nA
VBATOVP_ACC Battery over-voltage accuracy VBATOVP = 4.390V 4.346 4.390 4.434 V
VOUTOVP_ACC VOUT over-voltage accuracy VOUTOVP= 5V 4.9 5 5.1 V
IBATOCP_RANGE Battery over-current range 2.05 8.7125 A
IBATOCP_STEP Typical battery over-current step 102.5 mA
IBATOCP_ACC Battery over-current accuracy IBATOCP=6.15A, RSNS=2mΩ
TJ = –20°C - 85°C		 5.842 6.15 6.458 A
VBUSOVP_RANGE VBUS over-voltage range Switched Cap Mode 7 12.75 V
Bypass Mode 3.5 6.5
VBUSOVP_STEP Typical VBUS over-voltage step Switched Cap Mode 50 mV
Bypass Mode 25 mV
VBUSOVP_ACC VBUS over-voltage accuracy VBUSOVP = 4.45V 4.39 4.45 4.488 V
VBUSOVP = 9V 8.91 9 9.09 V
VBUS_ERRHI_RISING_SC VBUS ERRHI rising threshold for switched cap mode stop switching VOUT=4V 9.6 V
VBUS_ERRHI_FALLING_SC VBUS ERRHI falling threshold for switched cap mode start switching VOUT=4V 9.4 V
VBUS_ERRHI_RISING_BYPASS VBUS ERRHI rising threshold for bypass mode stop switching VOUT=4V 4.8 V
VBUS_ERRHI_FALLING_BYPASS VBUS ERRHI falling threshold for bypass mode start switching VOUT=4V 4.68 V
VVACOVP_RANGE VAC over-voltage range 6.5 18 V
VVACOVP_ACC VAC over-voltage accuracy VACOVP=6.5V 6.3 6.5 6.6
V
VACOVP=10.5V 10.2 10.5 10.7
V
VACOVP=12V 11.7 12 12.2
V
VVACOVP_HYS VACOVP hysteresis 3 %
IBUSOCP_RANGE Input over-current range Switched Cap Mode 1.0175 4.579 A
Bypass Mode 1.0475 6.809 A
IBUSOCP_STEP Typical input over current step Switched Cap Mode 254 mA
Bypass Mode 262 mA
IBUSOCP_ACC Input over current accuracy IBUSOCP=3.05A, switched cap mode
TJ = –20°C - 85°C		 2.897 3.05 3.206 A
IBUSOCP=3.14A, bypass mode
TJ = –20°C - 85°C		 2.983 3.14 3.297 A
IBUSUCP_ACC Input under-current accuracy BUSUCP=250mA, TJ = –20°C - 85°C 100 250 450 mA
IBUSRCP_ACC Input reverse-current accuracy BUSRCP=300mA, TJ = -20°C - 85°C 150 300 450 mA
TSBUS_FLT_RANGE TSBUS fault % of VREGN range 0 50 %
TSBUS_FLT_STEP TSBUS fault % of VREGN step size 0.1953 %
TSBUSFLT_ACC TSBUS fault accuracy TSBUS_FLT=20.12% 18.5 20.12 21.5 %
TSBAT_FLT_RANGE TSBAT fault % of VREGN range 0 50 %
TSBAT_FLT_STEP TSBAT fault % of VREGN step size 0.1953 %
TSBAT_FLT_ACC TSBAT voltage accuracy TSBAT_FLT=20.12% 18.5 20.12 21.5 %
TDIE_FLT_RANGE TDIE over-temperature range 80 140 °C
TDIE_FLT_STEP TDIE over-temperature step 20 °C
TDIE_ALM_RANGE TDIE over-temperature alarm range 25 150 °C
TDIE_ALM_STEP TDIE over-temperature alarm step 0.5 °C
ADC MEASUREMENT PERFORMANCE
tADC_CONV Conversion-time, Each Measurement ADC_SAMPLE[1:0] = 00 24 ms
ADC_SAMPLE[1:0] = 01 12 ms
ADC_SAMPLE[1:0] = 10 6 ms
ADC_SAMPLE[1:0] = 11 3 ms
ADCRES Effective Resolution ADC_SAMPLE[1:0] = 00 14 15 bit
ADC_SAMPLE[1:0] = 01 13 14 bit
ADC_SAMPLE[1:0] = 10 12 13 bit
ADC_SAMPLE[1:0] = 11 10 11 bit
ADC MEASUREMENT RANGES AND ACCURACY
IBUSADC_RANGE ADC BUS current range 0 7 A
IBUSADC_LSB ADC BUS current LSB Switched Cap Mode 0.9972 mA
ADC BUS current LSB Bypass Mode 1.0279 mA
IBUSADC_OFFSET ADC BUS current offset Switched Cap Mode 66 mA
ADC BUS current offset Bypass Mode 64 mA
IBUSADC_ACC ADC BUS current accuracy IBUS=2A,  ADC_SAMPLE[1:0]=00,  TJ = –20°C - 85°C 1.9 2 2.1 A
IBUS=3A,  ADC_SAMPLE[1:0]=00,  TJ = –20°C - 85°C 2.85 3 3.15 A
VBUSADC_RANGE ADC BUS voltage range 0 16.39 V
VBUSADC_LSB ADC BUS voltage LSB 1.002 mV
VBUSADC_ACC ADC BUS voltage accuracy VBUS=4V, ADC_SAMPLE[1:0]=00 3.96 4 4.04 V
VBUS=8V, ADC_SAMPLE[1:0]=00 7.92 8 8.08 V
VAC1ADC_RANGE ADC VAC1 voltage range 0 14 V
VAC1ADC_STEP ADC VAC1 voltage LSB 1.0008 mV
VAC1ADC_OFFSET ADC VAC1 voltage offset 3 mV
VAC1ADC_ACC ADC VAC1 voltage accuracy VAC1=4V, ADC_SAMPLE[1:0]=00 3.96 4 4.04 V
VAC1=8V, ADC_SAMPLE[1:0]=00 7.92 8 8.08 V
VAC2ADC_RANGE ADC VAC2 voltage range 0 14 V
VAC2ADC_LSB ADC VAC2 voltage LSB 1.0006 mV
VAC2ADC_OFFSET ADC VAC2 voltage offset 5 mV
VAC2ADC_ACC ADC VAC2 voltage accuracy VAC2=4V,  ADC_SAMPLE[1:0]=00 3.96 4 4.04 V
VAC2ADC_ACC ADC VAC2 voltage accuracy VAC2=8V,  ADC_SAMPLE[1:0]=00 7.92 8 8.08 V
VBATADC_RANGE ADC BAT voltage range 0 6 V
VBATADC_LSB ADC BAT voltage LSB 1.017 mV
VBATADC_OFFSET ADC BAT voltage offset 1 mV
VBATADC_ACC ADC BAT voltage accuracy VBAT=4V,  ADC_SAMPLE[1:0]=00 3.96 4 4.04 V
VBAT=4.4V,  ADC_SAMPLE[1:0]=00 4.356 4.4 4.444 V
VOUTADC_RANGE ADC VOUT voltage range 0 6 V
VOUTADC_LSB ADC VOUT voltage LSB 1.0037 mV
VOUTADC_OFFSET ADC VOUT voltage offset 2 mV
VOUTADC_ACC ADC VOUT voltage accuracy VOUT=4V, ADC_SAMPLE[1:0]=00 3.98 4 4.02 V
VOUT=4.4V, ADC_SAMPLE[1:0]=00 4.378 4.4 4.422 V
IBATADC_RANGE ADC battery current range -12 12 A
IBATADC_LSB ADC battery current LSB 0.999 mA
IBATADC_OFFSET ADC battery current offset -150 mA
IBATADC_ACC_2mOhm ADC battery current accuracy through 2mOhm sense resistor IBAT=4A, ADC_SAMPLE[1:0]=00, TJ = –20°C - 85°C 3.92 4.00 4.08 A
IBAT=6A, ADC_SAMPLE[1:0]=00, TJ = –20°C - 85°C 5.88 6.00 6.12 A
TSBUSADC_RANGE ADC TSBUS % of VREGN range 0 50 %
TSBUSADC_STEP ADC TSBUS % of VREGN range LSB  0.0986 %
TSBUSADC_OFFSET ADC TSBUS % of VREGN range offset 0.1 %
TSBUSADC_ACC ADC TSBUS accuracy TSBUS=20% of VREGN, ADC_SAMPLE[1:0]=00 19 20 21 %
TSBATADC_RANGE ADC TSBAT % of VREGN range 0 50 %
TSBATADC_STEP ADC TSBAT % of VREGN range LSB  0.0976 %
TSBATADC_OFFSET ADC TSBAT % of VREGN range offset 0.065 %
TSBATADC_ACC ADC TSBAT accuracy TSBAT=20% of VREGN, ADC_SAMPLE[10]=00 19 20 21 %
TDIE_ADC_RANGE ADC TDIE range -40 150 °C
TDIE_ADC_STEP ADC TDIE step 0.5079 °C
TDIE_ADC_OFFSET ADC TDIE offset -3.5 °C
REGN LDO
VREGN REGN LDO output voltage VBUS=8V, IREGN=20mA 5.0 V
IREGN REGN LDO current limit VBUS=8V, VREGN=4.5V 40 mA
I2C INTERFACE (SCL, SDA)
VIH Input high threshold level, SDA and SCL Pull up rail 1.8V 1.3 V
VIL Input low threshold level Pull up rail 1.8V 0.4 V
VOL Output low threshold level Sink current = 5mA 0.4 V
IBIAS High-level leakage current Pull up rail 1.8V 1 µA
LOGIC OUTPUT PIN (INT, TSBAT_SYNCOUT)
VOL Output low threshold level, INT pin Sink current = 5mA 0.4 V
IOUT High-level leakage current, INT pin Pull up rail 1.8V 1 µA
LOGIC INPUT PIN (SRN_SYNCIN)
VIH_SRN_SYNCIN Input high threshold level, SRN_SYNCIN 1.3 V
VIL_SRN_SYNCIN Input low threshold level, SRN_SYNCIN 0.4 V
IIN_SRN_SYNCIN High level leakage current Pull-up rail 1.8V 1 µA