ZHCSS38 july 2020 TSB82AF15-EP
PRODUCTION DATA
The registers and corresponding bits that are loaded through the EEPROM are provided in Table 10-4.
SERIAL EEPROM WORD ADDRESS | BYTE DESCRIPTION | |||||
---|---|---|---|---|---|---|
00h | PCIe to PCI bridge function indicator (00h) | |||||
01h | Number of bytes to download (1Eh)s | |||||
02h | PCI 84h, subsystem vendor ID, byte 0 | |||||
03h | PCI 85h, subsystem vendor ID, byte 1 | |||||
04h | PCI 86h, subsystem ID, byte 0s | |||||
05h | PCI 87h, subsystem ID, byte 1s | |||||
06h | PCI D4h, general control, byte 0 | |||||
07h | PCI D5h, general control, byte 1 | |||||
08h | PCI D6h, general control, byte 2 | |||||
09h | PCI D7h, general control, byte 3 | |||||
0Ah | TI Proprietary register load 00h (PCI D8h) | |||||
0Bh | TI Proprietary register load 00h (PCI D9h) | |||||
0Ch | Reserved — no bits loaded 00h (PCI DAh) | |||||
0Dh | PCI DCh, arbiter control | |||||
0Eh | PCI DDh, arbiter request mask | |||||
0Fh | PCI C0h, TL control and diagnostic register, byte 0 | |||||
10h | PCI C0h, TL control and diagnostic register, byte 1 | |||||
11h | PCI C0h, TL control and diagnostic register, byte 2 | |||||
12h | PCI C0h, TL control and diagnostic register, byte 3 | |||||
13h | PCI C4h, DLL control and diagnostic register, byte 0 | |||||
14h | PCI C5h, DLL control and diagnostic register, byte 1 | |||||
15h | PCI C6h, DLL control and diagnostic register, byte 2 | |||||
16h | PCI C7h, DLL control and diagnostic register, byte 3 | |||||
17h | PCI C8h, PHY control and diagnostic register, byte 0 | |||||
18h | PCI C9h, PHY control and diagnostic register, byte 1 | |||||
19h | PCI CAh, PHY control and diagnostic register, byte 2 | |||||
1Ah | PCI CBh, PHY control and diagnostic register, byte 3 | |||||
1Bh | Reserved — no bits loaded 00h (PCI CEh) | |||||
1Ch | Reserved — no bits loaded 00h (PCI CFh) | |||||
1Dh | TI proprietary register load 00h (PCI E0h) | |||||
1Eh | TI proprietary register load 00h (PCI E2h) | |||||
1Fh | TI proprietary register load 00h (PCI E3h) | |||||
20h | 1394 OHCI function indicator (01h) | |||||
21h | Number of bytes (18h) | |||||
22h | PCI 3Fh, maximum latency, bits 7-4 | PCI 3Eh, minimum grant, bits 3-0 | ||||
23h | PCI 2Ch, subsystem vendor ID, byte 0 | |||||
24h | PCI 2Dh, subsystem vendor ID, byte 1 | |||||
25h | PCI 2Eh, subsystem ID, byte 0 | |||||
26h | PCI 2Fh, subsystem ID, byte 1 | |||||
27h | [7] Link_Enh enab_unfair | [6] HC Control Program Phy Enable | [5:3] RSVD | [2] Link_Enh | [1] Link_Enh enab_accel | [0] RSVD |
28h | Mini-ROM address, this byte indicates the MINI ROM offset into the EEPROM 00h = No MINI ROM 01h to FFh = MINI ROM offset | |||||
29h | OHCI 24h, GUIDHi, byte 0 | |||||
2Ah | OHCI 25h, GUIDHi, byte 1 | |||||
2Bh | OHCI 26h, GUIDHi, byte 2 | |||||
2Ch | OHCI 27h, GUIDHi, byte 3 | |||||
2Dh | OHCI 28h, GUIDLo, byte 0 | |||||
2Eh | OHCI 29h, GUIDLo, byte 1 | |||||
2Fh | OHCI 2Ah, GUIDLo, byte 2 | |||||
30h | OHCI 2Bh, GUIDLo, byte 3 | |||||
31h | Reserved — no bits loaded | |||||
32h | PCI F5h, Link_Enh, byte 1, bits 7, 6, 5, 4 | |||||
33h | PCI F0h, PCI miscellaneous, byte 0, bits 7, 4, 2, 1, 0 | |||||
34h | PCI F1h, PCI miscellaneous, byte 1, bits 1, 0 | |||||
35h | Reserved — no bits loaded | |||||
36h | Reserved — no bits loaded | |||||
37h | Reserved — no bits loaded | |||||
38h | Reserved — no bits loaded | |||||
39h | Reserved multifunction select register | |||||
3Ah | End-of-list indicator (80h) |
This format must be explicitly followed for the bridge to correctly load initialization values from a serial EEPROM. All byte locations must be considered when programming the EEPROM.
The serial EEPROM is addressed by the bridge at slave address 1010 000b. This slave address is internally hardwired and cannot be changed by the system designer. Therefore, all three hardware address bits for the EEPROM are tied to VSS to achieve this address. The serial EEPROM in the sample application circuit (Figure 10-6) assumes the 1010b high-address nibble. The lower three address bits are terminal inputs to the chip, and the sample application shows these terminal inputs tied to VSS.
During an EEPROM download operation, bit 4 (ROMBUSY) in the serial-bus control and status register is asserted. After the download is finished, bit 0 (ROM_ERR) in the serial-bus control and status register may be monitored to verify a successful download.