ZHCSS38 july 2020 TSB82AF15-EP
PRODUCTION DATA
PIN | TYPE(1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
REFCLK+ | 1 | DI | Reference clock positive. REFCLK+ and REFCLK- comprise the differential input pair for the 100-MHz system reference clock. |
REFCLK- | 2 | DI | Reference clock negative. REFCLK+ and REFCLK- comprise the differential input pair for the 100-MHz system reference clock. |
VSSA | 3 | P | Analog ground. |
VDD_33 | 4 | P | 3.3-V digital I/O power. Filter from VDDA_33 supply. |
LPS | 5 | O | Link power status. This terminal must be connected to the LPS input terminal of the connected PHY. |
PINT | 6 | I | PHY interrupt. The connected PHY uses this signal to transfer status and interrupt information serially to the LLC. This terminal must be connected to the PINT output of the connected PHY. |
LINKON | 7 | I/O | Link-on notification. LINKON is an input to the LLC from the connected PHY that is used to provide notification that a link-on packet has been received or an event, such as a port connection, has occurred. This I/O only has meaning when LPS is disabled. This includes the D0 (uninitialized), D2, and D3 power states. If LINKON becomes active in the D0 (uninitialized), D2, or D3 power state, the TSB82AF15-EP device sets bit 15 (PME_STS) in the power-management control and status register in the PCI configuration space at offset 48h. This terminal must be connected to the LKON output terminal of the connected PHY. |
LREQ | 8 | O | LLC request. The LLC uses this output to initiate a service request to the connected PHY. This terminal must be connected to the LREQ input of the connected PHY. |
VSS | 9 | P | Digital ground. |
PCLK | 10 | I | PHY clock. This terminal must be connected to the PCLK output of the connected PHY. |
VDD_15 | 11 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
LCLK | 12 | O | LLC clock. This terminal must be connected to the LCLK input terminal of the connected PHY. |
VDD_33 | 13 | P | 3.3-V digital I/O power. Filter from VDDA_33 supply. |
CTL0 | 14 | I/O | Control. CTL[1:0] are bidirectional control bus signals that are used to indicate the phase of operation of the PHY link interface. Upon a reset of the interface, this bus is driven by the PHY. When driven by the PHY, information on CTL[1:0] is synchronous to PCLK. When driven by the link, information on CTL[1:0] is synchronous to LCLK. If not implemented, these terminals should be left unconnected. |
CTL1 | 15 | I/O | Control. CTL[1:0] are bidirectional control bus signals that are used to indicate the phase of operation of the PHY link interface. Upon a reset of the interface, this bus is driven by the PHY. When driven by the PHY, information on CTL[1:0] is synchronous to PCLK. When driven by the link, information on CTL[1:0] is synchronous to LCLK. If not implemented, these terminals should be left unconnected. |
VSS | 16 | P | Digital ground. |
D0 | 17 | I/O | Data. D[7:0] comprise a bidirectional data bus that is used to carry 1394 packet data, packet speed, and grant type information between the PHY and the link. Upon a reset of the interface, this bus is driven by the PHY. When driven by the PHY, information on D[7:0] is synchronous to PCLK. When driven by the link, information on D[7:0] is synchronous to LCLK. If not implemented, these terminals should be left unconnected. |
D1 | 18 | I/O | D1 |
D2 | 19 | I/O | D2 |
VDD_15 | 20 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
D3 | 21 | I/O | D3 |
D4 | 22 | I/O | D4 |
D5 | 23 | I/O | D5 |
VSS | 24 | P | Digital ground. |
D6 | 25 | I/O | D6 |
D7 | 26 | I/O | D7 |
VDD_33 | 27 | P | 3.3-V digital I/O power. Filter from VDDA_33 supply. |
GPIO0 | 28 | I/O | General-purpose I/O 0. This terminal functions as a GPIO controlled by bit 0 (GPIO0_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
GPIO1 | 29 | I/O | General-purpose I/O 1. This terminal functions as a GPIO controlled by bit 1 (GPIO1_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
GPIO2 | 30 | I/O | General-purpose I/O 2. This terminal functions as a GPIO controlled by bit 2 (GPIO2_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
VSS | 31 | P | Digital ground. |
GPIO3 | 32 | I/O | General-purpose I/O 3. This terminal functions as a GPIO controlled by bit 3 (GPIO3_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
GPIO4 | 33 | I/O | General-purpose I/O 4. This terminal functions as a GPIO controlled by bit 4 (GPIO4_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
GPIO5 | 34 | I/O | General-purpose I/O 5. This terminal functions as a GPIO controlled by bit 5 (GPIO5_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
GPIO6 | 35 | I/O | General-purpose I/O 6. This terminal functions as a GPIO controlled by bit 6 (GPIO6_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
VDD_15 | 36 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
GPIO7 | 37 | I/O | General-purpose I/O 7. This terminal functions as a GPIO controlled by bit 7 (GPIO7_DIR) in the GPIO control register (See Section 10.6.1.60). Note: This terminal has an internal active pullup resistor. |
VDD_15 | 38 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
OHCI_PME# | 39 | O | OHCI power-management event. This is an optional signal that can be used by a device to request a change in the device or system power state. This signal must be enabled by software. |
VSS | 40 | P | Digital ground. |
CYCLEOUT | 41 | O | Cycle out. This terminal provides an 8-kHz cycle timer synchronization signal. If not implemented, this terminal should be left unconnected. |
RSVD_VSS | 42 | I | Reserved pin, connect to VSS. |
RSVD | 43 | O | Reserved pin, leave unconnected. |
VDD_33 | 44 | P | 3.3-V digital I/O power. Filter from VDDA_33 supply. |
RSVD | 45 | O | Reserved pin, leave unconnected. |
RSVD | 46 | O | Reserved pin, leave unconnected. |
RSVD | 47 | O | Reserved pin, leave unconnected. |
VSS | 48 | P | Digital ground. |
RSVD | 49 | O | Reserved pin, leave unconnected. |
RSVD | 50 | O | Reserved pin, leave unconnected. |
RSVD | 51 | O | Reserved pin, leave unconnected. |
RSVD | 52 | O | Reserved pin, leave unconnected. |
VDD_15 | 53 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
RSVD | 54 | O | Reserved pin, leave unconnected. |
RSVD | 55 | O | Reserved pin, leave unconnected. |
RSVD | 56 | O | Reserved pin, leave unconnected. |
VDD_33 | 57 | P | 3.3-V digital I/O power. Filter from VDDA_33 supply. |
RSVD | 58 | O | Reserved pin, leave unconnected. |
CLKREQ | 59 | O | Clock request. This terminal is used to support the clock request protocol. Note: CLKREQ is an open-drain output buffer. An external pullup resistor is required, even if CLKREQ functionality is unused. |
VSS | 60 | P | Digital ground. |
SCL | 61 | I/O | Serial-bus clock. This signal is used as a serial bus clock when a pullup is detected on SDA or when the SBDETECT bit is set in the serial bus control and status register. Note: This terminal has an internal active pullup resistor. |
SDA | 62 | I/O | Serial-bus data. This signal is used as serial bus data when a pullup is detected on SDA or when the SBDETECT bit is set in the serial bus control and status register. Note: In serial-bus mode, an external pullup resistor is required to prevent the SDA signal from floating. |
REFCLK_SEL | 63 | I | Reference clock select. This terminal selects the reference clock input. 0 = 100-MHz differential common reference clock used. REFCLK_SEL must be driven logic low to enable 100Mhz differential clock. 125Mhz single ended clocking is not supported. |
VDD_15 | 64 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
RSVD_VSS | 65 | I | Reserved Pin, connect to VSS. |
RSVD | 66 | O | Reserved pin, leave unconnected. |
RSVD | 67 | O | Reserved pin, leave unconnected. |
VSS | 68 | P | Digital ground. |
RSVD | 69 | O | Reserved pin, leave unconnected. |
RSVD_VSS | 70 | I | Reserved Pin, connect to VSS. |
RSVD_VSS | 71 | I | Reserved Pin, connect to VSS. |
VDD_33 | 72 | P | 3.3-V digital I/O power. Filter from VDDA_33 supply. |
GRST | 73 | I | Global power reset. This reset brings all of the TSB82AF15-EP internal link registers to their default states. This should be a one-time power-on reset. This terminal has hysteresis and an integrated pullup resistor. |
PERST | 74 | I | PCI Express reset. PERST identifies when the system power is stable and generates an internal power-on reset. Note: The PERST input buffer has hysteresis. |
VSS | 75 | P | Digital ground. |
VDD_15_COMB | 76 | P | Internal 1.5-V main power output for external bypass capacitor filtering. Caution: Do not use this terminal to supply external power to other devices. |
VDD_33_COMBIO | 77 | P | Internal 3.3-V IO power output for external bypass capacitor filtering. Caution: Do not use this terminal to supply external power to other devices. |
VSSA | 78 | P | Analog ground. |
REF0_PCIE | 79 | I/O | External reference resistor + and – terminals for setting TX driver current. An external resistance of 14.532kΩ is connected between REF0_PCIE and REF1_PCIE terminals. To eliminate the need for a custom resistor, two series resistors are recommended: a 14.3kΩ, 1% resistor and a 232Ω, 1% resistor. |
REF1_PCIE | 80 | I/O | |
VSS | 81 | P | Digital ground. |
VDD_33_AUX | 82 | P | This terminal is connected to VSS through a 10kΩ pulldown resistor. The TSB82AF15-EP does not support auxiliary power. |
VDDA_33 | 83 | P | 3.3-V digital I/O power for the link. Filter from VDD_33 supply. |
VDD_33_COMB | 84 | P | Internal 3.3-V main power output for external bypass capacitor filtering. Caution: Do not use this terminal to supply external power to other devices. |
VDDA_15 | 85 | P | 1.5-V analog power for the link. Filter from VDD_15 supply. |
VDDA_15 | 86 | P | 1.5-V analog power for the link. Filter from VDD_15 supply. |
VSSA_PCIE | 87 | P | Analog ground for PCIe function. |
TXP | 88 | DO | High-speed transmit pair. TXP and TXN comprise the differential transmit pair for the single PCIe lane. |
TXN | 89 | DO | High-speed transmit pair. TXP and TXN comprise the differential transmit pair for the single PCIe lane |
VSSA_PCIE | 90 | P | Analog ground for PCIe function. |
VDD_15 | 91 | P | 1.5-V digital core power for the link. Filter from VDDA_15 supply. |
VSS_PCIE | 92 | P | Digital ground for PCIe function. |
VDDA_15 | 93 | P | 1.5-V analog power for the link. Filter from VDD_15 supply. |
VSSA | 94 | P | Analog ground. |
VDDA_15 | 95 | P | 1.5-V analog power for the link. Filter from VDD_15 supply. |
VSSA_PCIE | 96 | P | Analog ground for PCIe function. |
RXP | 97 | DI | High-speed receive pair. RXP and RXN comprise the differential receive pair for the single PCIe lane. |
RXN | 98 | DI | High-speed receive pair. RXP and RXN comprise the differential receive pair for the single PCIe lane. |
VSSA_PCIE | 99 | P | Analog ground for PCIe function. |
VDDA_33 | 100 | P | 3.3-V digital I/O power for the link. Filter from VDD_33 supply. |