产品详情

CPU 8 Arm Cortex-A72 Frequency (MHz) 2000 Coprocessors 8 Arm Cortex-R5F Display type 1 EDP, 2 DSI, MIPI DPI Protocols Ethernet PCIe 2 PCIe Gen 3 Hardware accelerators C7™ NPU, Deep learning accelerator, Depth and motion processing accelerator, Video decode accelerator, Video encode accelerator, Vision processing accelerator Features Vision Analytics Operating system AutoSAR, FreeRTOS, INTEGRITY, Linux, QNX, SafeRTOS, VxWorks, u-velOSity Security Cryptographic acceleration, Device attestation & anti-counterfeit, Hardware-enforced isolation, Secure boot, Secure debug, Secure storage Rating Automotive Power supply solution TPS6594-Q1 Operating temperature range (°C) -40 to 125 Edge AI enabled Edge AI Studio enabled, NPU accelerated, Yes
CPU 8 Arm Cortex-A72 Frequency (MHz) 2000 Coprocessors 8 Arm Cortex-R5F Display type 1 EDP, 2 DSI, MIPI DPI Protocols Ethernet PCIe 2 PCIe Gen 3 Hardware accelerators C7™ NPU, Deep learning accelerator, Depth and motion processing accelerator, Video decode accelerator, Video encode accelerator, Vision processing accelerator Features Vision Analytics Operating system AutoSAR, FreeRTOS, INTEGRITY, Linux, QNX, SafeRTOS, VxWorks, u-velOSity Security Cryptographic acceleration, Device attestation & anti-counterfeit, Hardware-enforced isolation, Secure boot, Secure debug, Secure storage Rating Automotive Power supply solution TPS6594-Q1 Operating temperature range (°C) -40 to 125 Edge AI enabled Edge AI Studio enabled, NPU accelerated, Yes
FCBGA (ALY) 1414 961 mm² (31 mm × 31 mm)

Processor cores:

  • Up to Four Floating point, vector C7™ DSP, up to 1.0GHz, 320GFLOPS, 1024GOPS
  • Up to Four Deep-learning matrix multiply accelerator (MMAv2), up to 32TOPS (8b) at 1.0GHz
  • Two Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
  • Depth and Motion Processing Accelerators (DMPAC)
  • Eight Arm Cortex-A72 microprocessor subsystem at up to 2.0GHz
    • 2MB shared L2 cache per quad-core Cortex-A72 cluster
    • 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
  • Eight Arm Cortex-R5F MCUs at up to 1.0GHz
    • 32K I-Cache, 32K D-Cache, 64K L2 TCM
    • Two Arm Cortex-R5F MCUs in isolated MCU subsystem
    • Six Arm Cortex-R5F MCUs in general compute partition
  • GPU IMG BXS-4-64, 256kB Cache, up to 800MHz, 50GFLOPS, 4GTexels/s
  • Custom-designed interconnect fabric supporting near max processing entitlement

    Memory subsystem:

  • Up to 8MB of on-chip L3 RAM with ECC and coherency
    • ECC error protection
    • Shared coherent cache
    • Supports internal DMA engine
  • Up to Four External Memory Interface (EMIF) module with ECC
    • Supports LPDDR4 memory types
    • Supports speeds up to 4266MT/s
    • Up to 4x32-b bus with inline ECC up to 68GB/s
  • General-Purpose Memory Controller (GPMC)
  • 3x512KB on-chip SRAM in MAIN domain, protected by ECC

    Functional Safety:

  • Functional Safety-Compliant (on select part numbers)
    • Developed for functional safety applications
    • Documentation available to aid ISO 26262/IEC 61508 functional safety system design up to ASIL D/SIL 3
    • Systematic capability up to ASIL D/SC 3
    • Hardware integrity up to ASIL D/SIL 3 for MCU Domain
    • Hardware integrity up to ASIL B/SIL 2 for Main Domain
    • Hardware integrity up to ASIL D/SIL 3 for Extended MCU (EMCU) portion of the Main Domain
  • Safety-related certification
  • AEC-Q100 qualified on part number variants ending in Q1

    Device security (on select part numbers):

  • Secure boot with secure run-time support
  • Customer programmable root key, up to RSA-4K or ECC-512
  • Embedded hardware security module
  • Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

    High speed serial interfaces:

  • Integrated Ethernet switch supporting up to 8 (TDA4xH) or 4 (TDA4xP) external ports
    • Two ports support 5Gb, 10Gb USXGMII/XFI
    • All ports support 1Gb, 2.5Gb SGMII
    • All ports can support QSGMII. A maximum of 2 (TDA4xH) or 1 (TDA4xP) QSGMII can be enabled and uses all 8 or 4 internal lanes
  • Up to 4x2-L/2x4L (TDA4xH) or 2x2L/1x4L (TDA4xP) PCI-Express (PCIe) Gen3 controllers
    • Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
  • One USB 3.0 dual-role device (DRD) subsystem
    • Enhanced SuperSpeed Gen1 Port
    • Supports Type-C switching
    • Independently configurable as USB host, USB peripheral, or USB DRD
  • Three CSI2.0 4L Camera Serial interface RX (CSI-RX) plus two CSI2.0 4L TX (CSI-TX) with DPHY
    • MIPI CSI 1.3 Compliant + MIPI-DPHY 1.2
    • CSI-RX supports for 1,2,3, or 4 data lane mode up to 2.5Gbps per lane
    • CSI-TX supports for 1,2, or 4 data lane mode up to 2.5Gbps per lane
    • ECC verification/correction with CRC check + ECC on RAM
    • Virtual Channel support (up to 16)
    • Ability to write stream data directly to DDR via DMA

    Ethernet:

  • Two RGMII/RMII interfaces

    Automotive interfaces:

  • Twenty Modular Controller Area Network (MCAN) modules with full CAN-FD support

    Display subsystem:

  • Two DSI 4L TX (up to 2.5k)
  • One eDP/DP interface with Multi-Display Support (MST)
  • One DPI

    Audio interfaces:

  • Five Multichannel Audio Serial Port (MCASP) modules

    Video acceleration:

  • H.264/H.265 Encode/Decode, up to 960MP/s (TDA4xH) or 480MP/s (TDA4xP)

    Flash memory interfaces:

  • Embedded MultiMediaCard Interface ( eMMC™ 5.1)
  • One Secure Digital 3.0 / Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0
  • Universal Flash Storage (UFS 2.1) interface with two lanes
  • Two independent flash interfaces configured as
    • One OSPI or HyperBus™ or QSPI flash interfaces, and
    • One QSPI flash interface

    System-on-Chip (SoC) architecture:

  • 16-nm FinFET technology
  • 31mm × 31mm, 0.8-mm pitch, 1414-pin FCBGA (ALY), enables IPC class 3 PCB routing

    TPS6594-Q1 Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL D/SIL 3
  • Flexible mapping to support different use cases

Processor cores:

  • Up to Four Floating point, vector C7™ DSP, up to 1.0GHz, 320GFLOPS, 1024GOPS
  • Up to Four Deep-learning matrix multiply accelerator (MMAv2), up to 32TOPS (8b) at 1.0GHz
  • Two Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
  • Depth and Motion Processing Accelerators (DMPAC)
  • Eight Arm Cortex-A72 microprocessor subsystem at up to 2.0GHz
    • 2MB shared L2 cache per quad-core Cortex-A72 cluster
    • 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
  • Eight Arm Cortex-R5F MCUs at up to 1.0GHz
    • 32K I-Cache, 32K D-Cache, 64K L2 TCM
    • Two Arm Cortex-R5F MCUs in isolated MCU subsystem
    • Six Arm Cortex-R5F MCUs in general compute partition
  • GPU IMG BXS-4-64, 256kB Cache, up to 800MHz, 50GFLOPS, 4GTexels/s
  • Custom-designed interconnect fabric supporting near max processing entitlement

    Memory subsystem:

  • Up to 8MB of on-chip L3 RAM with ECC and coherency
    • ECC error protection
    • Shared coherent cache
    • Supports internal DMA engine
  • Up to Four External Memory Interface (EMIF) module with ECC
    • Supports LPDDR4 memory types
    • Supports speeds up to 4266MT/s
    • Up to 4x32-b bus with inline ECC up to 68GB/s
  • General-Purpose Memory Controller (GPMC)
  • 3x512KB on-chip SRAM in MAIN domain, protected by ECC

    Functional Safety:

  • Functional Safety-Compliant (on select part numbers)
    • Developed for functional safety applications
    • Documentation available to aid ISO 26262/IEC 61508 functional safety system design up to ASIL D/SIL 3
    • Systematic capability up to ASIL D/SC 3
    • Hardware integrity up to ASIL D/SIL 3 for MCU Domain
    • Hardware integrity up to ASIL B/SIL 2 for Main Domain
    • Hardware integrity up to ASIL D/SIL 3 for Extended MCU (EMCU) portion of the Main Domain
  • Safety-related certification
  • AEC-Q100 qualified on part number variants ending in Q1

    Device security (on select part numbers):

  • Secure boot with secure run-time support
  • Customer programmable root key, up to RSA-4K or ECC-512
  • Embedded hardware security module
  • Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

    High speed serial interfaces:

  • Integrated Ethernet switch supporting up to 8 (TDA4xH) or 4 (TDA4xP) external ports
    • Two ports support 5Gb, 10Gb USXGMII/XFI
    • All ports support 1Gb, 2.5Gb SGMII
    • All ports can support QSGMII. A maximum of 2 (TDA4xH) or 1 (TDA4xP) QSGMII can be enabled and uses all 8 or 4 internal lanes
  • Up to 4x2-L/2x4L (TDA4xH) or 2x2L/1x4L (TDA4xP) PCI-Express (PCIe) Gen3 controllers
    • Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
  • One USB 3.0 dual-role device (DRD) subsystem
    • Enhanced SuperSpeed Gen1 Port
    • Supports Type-C switching
    • Independently configurable as USB host, USB peripheral, or USB DRD
  • Three CSI2.0 4L Camera Serial interface RX (CSI-RX) plus two CSI2.0 4L TX (CSI-TX) with DPHY
    • MIPI CSI 1.3 Compliant + MIPI-DPHY 1.2
    • CSI-RX supports for 1,2,3, or 4 data lane mode up to 2.5Gbps per lane
    • CSI-TX supports for 1,2, or 4 data lane mode up to 2.5Gbps per lane
    • ECC verification/correction with CRC check + ECC on RAM
    • Virtual Channel support (up to 16)
    • Ability to write stream data directly to DDR via DMA

    Ethernet:

  • Two RGMII/RMII interfaces

    Automotive interfaces:

  • Twenty Modular Controller Area Network (MCAN) modules with full CAN-FD support

    Display subsystem:

  • Two DSI 4L TX (up to 2.5k)
  • One eDP/DP interface with Multi-Display Support (MST)
  • One DPI

    Audio interfaces:

  • Five Multichannel Audio Serial Port (MCASP) modules

    Video acceleration:

  • H.264/H.265 Encode/Decode, up to 960MP/s (TDA4xH) or 480MP/s (TDA4xP)

    Flash memory interfaces:

  • Embedded MultiMediaCard Interface ( eMMC™ 5.1)
  • One Secure Digital 3.0 / Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0
  • Universal Flash Storage (UFS 2.1) interface with two lanes
  • Two independent flash interfaces configured as
    • One OSPI or HyperBus™ or QSPI flash interfaces, and
    • One QSPI flash interface

    System-on-Chip (SoC) architecture:

  • 16-nm FinFET technology
  • 31mm × 31mm, 0.8-mm pitch, 1414-pin FCBGA (ALY), enables IPC class 3 PCB routing

    TPS6594-Q1 Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL D/SIL 3
  • Flexible mapping to support different use cases

The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at ADAS and Autonomous Vehicle (AV) applications and built on extensive market knowledge accumulated over a decade of TI’s leadership in the ADAS processor market. The unique combination high-performance compute, deep-learning engine, dedicated accelerators for signal and image processing in an functional safety compliant targeted architecture make the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 devices a great fit for several imaging, vision, radar, sensor fusion and AI applications such as: Robotics, Mobile machineries, Off-highway vehicle controller, Machine Vision, AI BOX, Gateways, Retail automation, Medical Imaging, and so on. The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in centralized ECUs or stand-alone sensors. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, Ethernet hub and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview

The next generation C7™ DSP combines TI’s industry leading DSP and EVE cores into a single higher performance core and adds floating point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. A single instance of the new “MMAv2” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated ADAS/AV hardware accelerators provide vision pre-processing plus distance and motion processing with no impact on system performance.

General Compute Cores and Integration Overview

Separate eight core cluster configuration of Arm Cortex-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Eight Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72’s unencumbered for applications. The integrated IMG BXS-4-64 GPU offers up to 50 GFLOPS to enable dynamic 3D rendering for enhanced viewing applications. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D/SIL-3 levels while the integrated security features protect data against modern day attacks. To enable systems requiring heavy data bandwidth, a PCIe hub and Gigabit Ethernet switch are included along with CSI-2 ports to support throughput for many sensor inputs. To further the integration, the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 family also includes an MCU island eliminating the need for an external system microcontroller.

The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at ADAS and Autonomous Vehicle (AV) applications and built on extensive market knowledge accumulated over a decade of TI’s leadership in the ADAS processor market. The unique combination high-performance compute, deep-learning engine, dedicated accelerators for signal and image processing in an functional safety compliant targeted architecture make the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 devices a great fit for several imaging, vision, radar, sensor fusion and AI applications such as: Robotics, Mobile machineries, Off-highway vehicle controller, Machine Vision, AI BOX, Gateways, Retail automation, Medical Imaging, and so on. The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in centralized ECUs or stand-alone sensors. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, Ethernet hub and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview

The next generation C7™ DSP combines TI’s industry leading DSP and EVE cores into a single higher performance core and adds floating point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. A single instance of the new “MMAv2” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated ADAS/AV hardware accelerators provide vision pre-processing plus distance and motion processing with no impact on system performance.

General Compute Cores and Integration Overview

Separate eight core cluster configuration of Arm Cortex-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Eight Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72’s unencumbered for applications. The integrated IMG BXS-4-64 GPU offers up to 50 GFLOPS to enable dynamic 3D rendering for enhanced viewing applications. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D/SIL-3 levels while the integrated security features protect data against modern day attacks. To enable systems requiring heavy data bandwidth, a PCIe hub and Gigabit Ethernet switch are included along with CSI-2 ports to support throughput for many sensor inputs. To further the integration, the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 family also includes an MCU island eliminating the need for an external system microcontroller.

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能优于比较器件,可直接替换。
TDA4VP-Q1 正在供货 具有八位 Arm®Cortex®-A72、24 TOPS AI、C7xDSP 和 GPU 的 SoC,适用于视觉感知和分析 Similar performance, includes GPU and video encode and decode acceleration.
TDA4AH-Q1 正在供货 具有八位 Arm®Cortex®-A72、C7xDSP 和 32 TOPS AI 算力 的 SoC,适用于视觉感知和分析 Analytics-focused SoC; eight Cortex-A72 (100K DMIPS), 32 TOPS AI performance; does not inlcude GPU, video encode only
TDA4VH-Q1 正在供货 具有八位 Arm®Cortex®-A72、32 TOPS AI、C7xDSP 和 GPU 的 SoC,适用于视觉感知和分析 Eight Cortex-A72 cores (100K DMIPS), 32 TOPS AI performance, four LPDDR4 interfaces; includes GPU, video encode and decode and eight port Ethernet switch
功能与比较器件相似。
TDA4AL-Q1 正在供货 具有双核 Arm® Cortex®-A72、8 TOPS AI 算力和 C7xDSP 的 SoC,适用于视觉感知和分析 Dual Cortex-A72, lower AI performance (8 TOPS), smaller memory, fewer MCU cores, lower power

技术文档

未找到结果。请清除搜索并重试。
查看全部 41
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 TDA4VH-Q1, TDA4AH-Q1, TDA4VP-Q1, TDA4AP-Q1 Jacinto™ Processors 数据表 (Rev. D) PDF | HTML 2026-8-18
* 用户指南 J784S4 J742S2 Technical Reference Manual (Rev. E) PDF | HTML 2025-9-9
* 勘误表 J784S4 AM69x TDA4VH TDA4AH TDA4VP TDA4AP J742S2 TDA4VPE TDA4APE 处理器 器件版本 1.0 PDF | HTML PDF | HTML 2026-6-12
应用手册 A Guide to USB3.0 Gen1 SuperSpeed Host Transmit Electrical Compliance PDF | HTML 2026-8-6
应用简报 Jacinto SoC 上的 SPL 引导时间优化 PDF | HTML PDF | HTML 2026-6-18
应用手册 TDA4 器件启动流程选项 PDF | HTML PDF | HTML 2026-5-20
产品概述 TIDLRunner:简化边缘 AI 加速处理器的自带模型开发流程 PDF | HTML PDF | HTML 2026-5-19
白皮书 守护未来安全:通过 TI 的 Jacinto 和 Sitara 处理器 实现《网络弹性法案》(EU-CRA) 合规 PDF | HTML PDF | HTML 2026-4-30
应用手册 调优 TDA4x 和 AM6x 器件上关于 DDR 带宽优化的 QoS 和 CoS 设置 PDF | HTML PDF | HTML 2026-3-30
功能安全信息 Confirmation of Software Component Qualification for JACINTO IPC for J721E, J721S2, J7200, J784S4, and J742S2 PDF | HTML 2026-3-19
应用手册 R5F中断在TDA4x处理器中的配置与调试 2026-1-13
功能安全信息 J721E, J721S2, J7200, J784S4, and J742S2 TÜV SÜD Letter of Confirmation for Software Component Qualification 2025-10-1
产品概述 Jacinto™ 7 安全产品概述 PDF | HTML 英语版 PDF | HTML 2025-10-1
功能安全信息 J7200, J721E, J721S2, J722S, J742S2, and J784S4 SDL TÜV SÜD Functional Safety Certificate (Rev. A) 2025-9-25
功能安全信息 J721E, J721S2, J7200, J722S, J742S2, J784S4 MCAL TÜV SÜD Functional Safety Certificate (Rev. A) 2025-9-25
用户指南 使用 TPS6594133A-Q1 PMIC 和双通道 HCP 转换器为适用于 隔离式电源组的 Jacinto TM J7 SoC 系列器件供电 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2025-6-30
功能安全信息 TÜV SÜD Certificate for Functional Safety Software Development Process (Rev. D) 2025-6-17
功能安全信息 J784S4: TDA4VH TDA4AH TDA4VP TDA4AP SN17 SN18, J742S2: TDA4VPE TDA4APE SN16 TÜV Functional Safety Certificate 2025-6-11
应用手册 Jacinto™ 和 Sitara™ 嵌入式处理器上的微控制器抽象层 PDF | HTML 英语版 PDF | HTML 2025-3-6
应用手册 MCAN Debug Guide PDF | HTML 2025-2-18
用户指南 J784S4、TDA4VH、TDA4AH、TDA4VP、TDA4AP、AM69 功耗估算工具用户指南 (Rev. A) 英语版 (Rev.A) PDF | HTML 2025-1-16
应用手册 Jacinto7 AM6x/TDA4x/DRA8x LPDDR4 设计指南 (Rev. F) PDF | HTML 英语版 (Rev.F) PDF | HTML 2024-8-15
应用手册 调试 TDA4x 和 AM6x 器件上的 GPU 驱动程序问题 PDF | HTML 英语版 PDF | HTML 2024-6-21
应用手册 Jacinto7 AM6x、TDA4x 和 DRA8x 高速接口设计指南 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2024-6-5
应用手册 MMC SW 调优算法 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2024-5-20
应用手册 Jacinto7 AM6x/TDA4x/DRA8x 原理图检查清单 (Rev. B) PDF | HTML 英语版 (Rev.B) PDF | HTML 2024-4-10
应用手册 Jacinto7 HS 器件客户退货流程 PDF | HTML 英语版 PDF | HTML 2024-1-17
应用手册 Jacinto 7 SoC 上的 UART 日志调试系统 PDF | HTML 英语版 PDF | HTML 2024-1-10
技术文章 Building multicamera vision perception systems for ADAS domain controllers with integrated processors PDF | HTML 2024-1-5
技术文章 How to deliver current beyond 100 A to an ADAS processor PDF | HTML 2024-1-4
白皮书 使用高度集成的处理器设计高效的边缘 AI 系统 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2023-4-19
应用手册 双 TDA4x 系统解决方案 PDF | HTML 英语版 PDF | HTML 2022-6-3
应用手册 在 Jacinto7 SoC 上启用 MAC2MAC 功能 PDF | HTML 英语版 2022-6-3
应用手册 TDA4 系列的 SPI 启用和验证 PDF | HTML 英语版 PDF | HTML 2022-6-3
应用手册 TDA4 刷写技术 PDF | HTML 英语版 PDF | HTML 2022-4-29
技术文章 How are sensors and processors creating more intelligent and autonomous robots? PDF | HTML 2022-3-29
技术文章 How to simplify your embedded edge AI application development PDF | HTML 2022-1-28
应用手册 OSPI 控制器 PHY 调优算法 PDF | HTML 英语版 PDF | HTML 2021-11-15
功能安全信息 Leverage Jacinto 7 Processors Functional Safety Features for Automotive Designs (Rev. A) PDF | HTML 2021-10-13
白皮书 Jacinto™ 7 处理器上的安全赋能器 英语版 2021-1-4
白皮书 通过 Jacinto™ 7 处理器上的 MCU 集成实现差异化 英语版 2020-10-22

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

J784S4XEVM — TDA4AP-Q1、TDA4VP-Q1、TDA4AH-Q1 和 TDA4VH-Q1 SoC 远场分析系统评估模块

J784S4 评估模块 (EVM) 是一个用于评估 TDA4AP-Q1、TDA4VP-Q1、TDA4AH-Q1 和 TDA4VH-Q1 处理器的平台,这些处理器用于整个汽车和工业市场中的视觉分析和网络应用,在多摄像头、传感器融合和高级驾驶辅助系统 (ADAS) 域控制应用中的性能尤为出色。

TDA4AP-Q1、TDA4VP-Q1、TDA4AH-Q1 和 TDA4VH-Q1 处理器采用功能强大的异构架构,包括各种 DSP 内核、Arm® Cortex®-A72 内核、实现人工智能 (AI) 的矩阵数学加速、集成式图像信号处理器 (ISP) 和视觉处理加速、3D 图形处理单元 (...)

用户指南: PDF | HTML
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
评估板

J7EXPA01EVM — Fusion2 串行捕捉扩展板套件

将 Jacinto7 EVM 的功能扩展至开发和评估系统,这些系统能够使开发人员围绕 Jacinto7 系列处理器开发硬件和编写软件。可使用 Fusion2 扩展板将其他功能添加到 EVM/SK

Fusion2 串行捕捉板能够将 Jacinto7 处理器与外部摄像头传感器、雷达传感器及其他类似捕捉器件相连接。  它支持多达 12 个高速数据源输入,这些输入可组合成数字 MIPI CSI-2 信号。 
 

用户指南: PDF | HTML
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
评估板

J7EXPCXEVM — 网关/以太网交换机扩展卡

Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our Gateway/Ethernet switch expansion card.

用户指南: PDF | HTML
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
评估板

J7EXPEXEVM — 音频和显示扩展卡

Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our audio and display expansion card.
用户指南: PDF | HTML
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

TMDSEMU110-U — XDS110 JTAG 调试探针

德州仪器 (TI) 的 XDS110 是一款适用于 TI 嵌入式处理器的新型调试探针(仿真器)。XDS110 取代了 XDS100 系列,同时在单个仓体中支持更广泛的标准(IEEE1149.1、IEEE1149.7、SWD)。此外,对于带有嵌入式缓冲跟踪器 (ETB) 的所有 Arm® 和 DSP 处理器,所有 XDS 调试探针均支持核心和系统跟踪。  对于引脚上的内核跟踪,则需要使用 XDS560v2 PRO TRACE

德州仪器 (TI) 的 XDS110 通过 TI 20 引脚连接器(带有适合 TI 14 引脚、Arm 10 引脚和 Arm 20 引脚的多个适配器)连接到目标板,通过 (...)

支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

TMDSEMU560V2STM-U — XDS560™ 软件 v2 系统跟踪 USB 调试探针

XDS560v2 是 XDS560™ 系列调试探针中性能最高的一款,同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。  请注意,它不支持串行线调试 (SWD)。

对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器,所有 XDS 调试探针均支持核心和系统跟踪。  对于引脚上的跟踪,则需要使用 XDS560v2 PRO TRACE

XDS560v2 通过 MIPI HSPT 60 引脚连接器(带有多个用于 TI 14 引脚、TI 20 引脚和 ARM 20 引脚的适配器)连接到目标板,并通过 USB2.0 高速 (...)

支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

LB-3P-TRACE32-ARM — 适用于基于 Arm® 的微控制器和处理器的 Lauterbach TRACE32® 调试和跟踪系统

Lauterbach TRACE32® 工具是一套先进的硬件和软件组件,开发人员可通过它分析、优化和认证各种基于 Arm® 的微控制器和处理器。这套全球知名的嵌入式系统和 SoC 调试和跟踪解决方案是所有开发阶段(从器件前开发一直到产品认证和现场故障排查)的理想解决方案。Lauterbach 工具直观的模块化设计可为工程师提供当今最高的可用性能,并提供可随需求变化而调整和扩展的系统。借助 TRACE32® 调试器,开发人员还可以通过单个调试接口同时调试和控制 SoC 中的任何 C28x/C29x C6x/C7x DSP 内核以及所有其他 Arm 内核,这是业界的一项独特功能。

来源:Lauterbach GmbH
支持的产品和硬件
调试探针

TSK-3P-BLUEBOX — TASKING BlueBox hardware debugger

TASKING’s Debug, Trace, and Test tools offer comprehensive solutions for efficient debugging, tracing, and testing of TI's embedded systems. The scalable TASKING BlueBox debuggers allow users to easily flash, debug, and test across TI's portfolio. Development on TI hardware is made even easier with (...)

支持的产品和硬件
软件开发套件 (SDK)

PROCESSOR-SDK-LINUX-J784S4 — Linux® SDK for TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1

J784S4 处理器软件开发套件 (SDK) 实时操作系统 (RTOS) 可与 Processor SDK Linux® 或 Processor SDK QNX® 配合使用,从而在我们的 Jacinto™ 平台中形成适用于 TTDA4AP-Q1、TDA4VP-Q1、TDA4AH-Q1 和 TDA4VH-Q1 片上系统 (SoC) 的多处理器软件开发平台。

PROCESSOR-SDK-J784S4 提供了一整套软件工具和组件,可帮助用户在支持的 J784S4 SoC 上开发和部署其应用程序。Processor SDK RTOS 可与 Processor SDK Linux 或 Processor (...)

支持的产品和硬件
软件开发套件 (SDK)

PROCESSOR-SDK-QNX-J784S4 — QNX SDK for TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1

J784S4 处理器软件开发套件 (SDK) 实时操作系统 (RTOS) 可与 Processor SDK Linux® 或 Processor SDK QNX® 配合使用,从而在我们的 Jacinto™ 平台中形成适用于 TTDA4AP-Q1、TDA4VP-Q1、TDA4AH-Q1 和 TDA4VH-Q1 片上系统 (SoC) 的多处理器软件开发平台。

PROCESSOR-SDK-J784S4 提供了一整套软件工具和组件,可帮助用户在支持的 J784S4 SoC 上开发和部署其应用程序。Processor SDK RTOS 可与 Processor SDK Linux 或 Processor (...)

支持的产品和硬件
软件开发套件 (SDK)

PROCESSOR-SDK-RTOS-J784S4 — RTOS SDK for TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1

J784S4 处理器软件开发套件 (SDK) 实时操作系统 (RTOS) 可与 Processor SDK Linux® 或 Processor SDK QNX® 配合使用,从而在我们的 Jacinto™ 平台中形成适用于 TTDA4AP-Q1、TDA4VP-Q1、TDA4AH-Q1 和 TDA4VH-Q1 片上系统 (SoC) 的多处理器软件开发平台。

PROCESSOR-SDK-J784S4 提供了一整套软件工具和组件,可帮助用户在支持的 J784S4 SoC 上开发和部署其应用程序。Processor SDK RTOS 可与 Processor SDK Linux 或 Processor (...)

支持的产品和硬件
软件开发套件 (SDK)

IBV-3P-ICECAT — 用于嵌入式系统的 IBV EtherCAT 主器件 SDK

The icECAT EtherCAT Master Stack library by IBV is a Software Development Kit (SDK) for creating an EtherCAT MainDevice (master) system achieving best performance with lowest resource usage. It is especially designed for use on embedded systems with optimized Link Layer drivers with DMA support (...)

支持的产品和硬件
IDE、配置、编译器或调试器

C7000-CGT — C7000 代码生成工具 - 编译器

The TI C7000 C/C++ compiler tools are an essential component of the CCStudio™ development ecosystem, providing robust support for TI C7000™ digital signal processor cores. They are engineered to maximize the potential of high-performance C7000-based platforms.

The CCStudio™ IDE is the integrated (...)

支持的产品和硬件
IDE、配置、编译器或调试器

CCSTUDIO — Code Composer Studio™ integrated development environment (IDE)

CCStudio™ IDE is part of TI's extensive CCStudio™ development ecosystem and is an integrated development environment for TI's microcontrollers, processors, wireless connectivity devices, and radar sensors. CCStudio IDE is available as desktop or cloud-based applications. The cloud version (...)

支持的产品和硬件
IDE、配置、编译器或调试器

DDR-CONFIG-J784S4 — DDR 配置工具

This SysConfig based tool simplifies the process of configuring the DDR Subsystem Controller and PHY to interface to SDRAM devices. Based on the memory device, board design, and topology the tool outputs files to initialize and train the selected memory.
支持的产品和硬件
IDE、配置、编译器或调试器

SAFETI_CQKIT — 安全编译器资质审核套件

为帮助客户验证 TI ARM、C6000、C7000 或 C2000/CLA C/C++ 编译器符合 IEC 61508 和 ISO 26262 等功能安全标准,我们开发了 SafeTI 编译器资质审核套件。

SafeTI 编译器资质审核套件:

  • 面向 TI 客户免费提供,
  • 无需用户进行运行资质审核测试,
  • 支持编译器覆盖范围分析
    • 可从每个 QKIT 下载页面下载覆盖数据收集说明。
  • 不包括 Validas 咨询

要获取 SafeTI 编译器资质审核套件,请点击上方相应的申请按钮。

请访问 (...)

支持的产品和硬件
IDE、配置、编译器或调试器

SYSCONFIG — 系统配置工具

CCStudio™ SysConfig is part of TI's extensive CCStudio™ development ecosystem and is a configuration tool that simplifies hardware and software configuration challenges to accelerate software development.

SysConfig provides an intuitive graphical user interface for configuring pins, peripherals, (...)

支持的产品和硬件
IDE、配置、编译器或调试器

TSK-3P-VX-TOOLSET — 用于 Arm 的 TASKING VX-toolset

VX-toolset 是专为特定 Cortex-M 和 Cortex-R 核心器件设计的经认证编译器工具链,适用于安全关键型嵌入式软件开发。借助 Eclipse IDE 集成、高级多核支持和 TASKING BlueBox 调试程序兼容性,VX-toolset 简化了开发。已通过 TÜV NORD 认证,符合 ISO 26262 至 ASIL D 级以及 ISO 21434 标准。

支持的产品和硬件
操作系统 (OS)

GHS-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS

The flagship of Green Hills Software operating systems—the INTEGRITY RTOS—is built around a partitioning architecture to provide embedded systems with total reliability, absolute security, and maximum real-time performance. With its leadership pedigree underscored by certifications in a (...)
支持的产品和硬件
操作系统 (OS)

GHS-3P-UVELOSITY — Green Hills Software u-velOSity Safety RTOS

The µ-velOSity™ Safety RTOS is the smallest of Green Hills Software's real-time operating systems and was designed especially for microcontrollers. It supports a wide range of TI processor families using the Arm® Cortex-M or Cortex-R cores as a main CPU or as a co-processors (...)

支持的产品和硬件
操作系统 (OS)

QNX-3P-NEUTRINO-RTOS — QNX Neutrino® 实时操作系统 (RTOS)

QNX Neutrino® 实时操作系统 (RTOS) 是功能齐全且稳健的 RTOS,旨在为汽车、医疗、交通、军事和工业嵌入式系统提供下一代产品。微内核设计和模块化架构使客户能够以较低的总拥有成本打造高度优化和可靠的系统。
来源:QNX
支持的产品和硬件
操作系统 (OS)

WHIS-3P-SAFERTOS — WITTENSTEIN SafeRTOS 预先认证的安全 RTOS

SAFERTOS® 是专为嵌入式处理器设计的独特实时操作系统。它通过了 TÜV SÜD 的 IEC 61508 SIL3 和 ISO 26262 ASILD 标准的预先认证。SAFERTOS® 是由 WHIS 的专家团队专为安全而设计的,并在全球范围内用于安全关键型应用。WHIS 和德州仪器 (TI) 合作已有十多年。在此期间,WHIS 已将 SAFERTOS® 移植到各种 TI 处理器中,支持所有常用内核,并可按需提供其他架构。SAFERTOS® 针对您的特定处理器/编译器组合进行定制,并随附完整的源代码和设计保证包,在整个设计生命周期中提供完全透明度。许多 WHIS 客户使用 (...)

支持的产品和硬件
固件

USIT-3P-SECIC-HSM — Uni-Sentry SecIC-HSM 固件

SecIC-HSM 旨在满足 MCU/SoC 芯片所需的网络安全要求。HSM 固件可应用于汽车、新能源、光伏、机器人、医疗保健和航空等领域。提供的网络安全功能包括安全启动、安全通信 (SecOC)、安全诊断、安全存储、安全更新、安全调试和密钥管理。SecIC-HSM 的优点:一站式网络安全解决方案,兼容多个芯片系列,具备行业领先的性能,已在近 30 家 OEM 的量产车型中成功部署,累计部署量超过 300 万台。

支持的产品和硬件
固件

USIT-3P-SECIC-PQC — Uni-Sentry SecIC-PQC 算法固件

Uni-Sentry 的安全解决方案采用 PQC 算法,能够抵御量子计算机对传统加密算法构成的解密威胁。PQC 固件与硬件安全模块 (HSM) 进行了协同优化,利用硬件加速和安全增强功能来提高加密算法执行效率和安全性。 


Uni-Sentry 可持续监控全球量子计算的发展情并更新其算法组合。当前的 PQC 产品功能包括:

  • SP 800-208:LMS 和 XMSS
  • FIPS 203 (ML-KEM): CRYSTALS-KYBER 
  • FIPS 204 (ML-DSA): CRYSTALS-Dilithium 
  • FIPS 205 (SLH-DSA):SPHINCS+ 

技术亮点 

  • (...)
支持的产品和硬件
仿真模型

AM69 TDA4VH TDA4AH TDA4VP TDA4AP Thermal Model (Rev. A)

SPRM843A.ZIP (0 KB) - 热模型
支持的产品和硬件
仿真模型

AM69A,TDA4VH-Q1,TDA4AH-Q1,TDA4VP-Q1,TDA4AP-Q1 BSDL MODEL

SPRM840.ZIP (18 KB) - BSDL 模型
支持的产品和硬件
仿真模型

IBIS Model for AM69 TDA4VH TDA4AH TDA4VP TDA4AP

SPRM836.ZIP (1497 KB) - IBIS 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
FCBGA (ALY) 1414 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频系列

观看全部视频

视频