Produktdetails

Number of outputs 8 Additive RMS jitter (typ) (fs) 50 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 20 Operating temperature range (°C) -40 to 105 Rating Catalog Output type LVDS Input type HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
Number of outputs 8 Additive RMS jitter (typ) (fs) 50 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 20 Operating temperature range (°C) -40 to 105 Rating Catalog Output type LVDS Input type HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
VQFN (RHA) 40 36 mm² 6 x 6
  • High-performance LVDS clock buffer family with 2 inputs and 8 outputs
  • Output frequency up to 2 GHz
  • Supply voltage: 1.8 V / 2.5 V / 3.3 V ± 5%
  • Device configurability through I 2C programming
    • Individual input and output enable/disable

    • Individual output amplitude select (standard or boosted)

    • Bank input multiplexer

  • Four programmable I 2C addresses through IDX pins
  • Low additive jitter: < 60 fs RMS maximum in 12-kHz to 20-MHz at 156.25 MHz
    • Very low phase noise floor: -164 dBc/Hz (typical)

  • Very low propagation delay: < 575 ps maximum
  • Output skew: 20 ps maximum
  • Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML
  • Fail-safe inputs
  • LVDS reference voltage, V AC_REF, available for capacitive coupled inputs
  • Industrial temperature range: –40°C to 105°C
  • Packages available
    • 6-mm × 6-mm, 40-Pin VQFN (RHA)
  • High-performance LVDS clock buffer family with 2 inputs and 8 outputs
  • Output frequency up to 2 GHz
  • Supply voltage: 1.8 V / 2.5 V / 3.3 V ± 5%
  • Device configurability through I 2C programming
    • Individual input and output enable/disable

    • Individual output amplitude select (standard or boosted)

    • Bank input multiplexer

  • Four programmable I 2C addresses through IDX pins
  • Low additive jitter: < 60 fs RMS maximum in 12-kHz to 20-MHz at 156.25 MHz
    • Very low phase noise floor: -164 dBc/Hz (typical)

  • Very low propagation delay: < 575 ps maximum
  • Output skew: 20 ps maximum
  • Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML
  • Fail-safe inputs
  • LVDS reference voltage, V AC_REF, available for capacitive coupled inputs
  • Industrial temperature range: –40°C to 105°C
  • Packages available
    • 6-mm × 6-mm, 40-Pin VQFN (RHA)

The LMK1D1208I is an I 2C-programmable LVDS clock buffer. The device has two inputs and eight pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The inputs can either be LVDS, LVPECL, LVCMOS, HCSL, or CML.

The LMK1D1208I is specifically designed for driving 50-Ω transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin.

I 2C programming enables this device to be configured as a single bank buffer (one of the two inputs is distributed to eight output pairs) or as a dual bank buffer (each input is distributed to four outputs pairs). Each output can be configured to have either a standard (350 mV) or boosted (500 mV) swing. This device also incorporates individual output channel enable or disable through I 2C programming. The LMK1D1208I has fail-safe inputs that prevent oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

The device operates in a 1.8-V, 2.5-V, or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature).

The LMK1D1208I is an I 2C-programmable LVDS clock buffer. The device has two inputs and eight pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The inputs can either be LVDS, LVPECL, LVCMOS, HCSL, or CML.

The LMK1D1208I is specifically designed for driving 50-Ω transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin.

I 2C programming enables this device to be configured as a single bank buffer (one of the two inputs is distributed to eight output pairs) or as a dual bank buffer (each input is distributed to four outputs pairs). Each output can be configured to have either a standard (350 mV) or boosted (500 mV) swing. This device also incorporates individual output channel enable or disable through I 2C programming. The LMK1D1208I has fail-safe inputs that prevent oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

The device operates in a 1.8-V, 2.5-V, or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature).

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Top-Dokumentation Typ Titel Format-Optionen Datum
* Data sheet LMK1D1208I I2C-Configurable, Low-Additive Jitter LVDS Buffer datasheet (Rev. A) PDF | HTML 14 Jun 2023

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

LMK1D1208IEVM — LMK1D1208I-Evaluierungsmodul für 1,8-V-, 2,5-V- und 3,3-V-LVDS-Puffer mit 8 Kanälen und I²C

Das Evaluierungsmodul (EVM) LMK1D1208I dient dazu, die elektrische Leistung des LMK1D1208I zu demonstrieren. Der LMK1D1208I ist ein I2C-konfigurierbarer hochleistungsfähiger LVDS-Taktpuffer mit geringem additiven Jitter und zwei differenziellen Eingängen sowie acht LVDS-Ausgängen. Das (...)
Benutzerhandbuch: PDF | HTML
Support-Software

TICSPRO-SW TICS Pro GUI and Live Programming Tool for Clocking Devices

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Download-Optionen
Simulationsmodell

LMK1DX IBIS Model (Rev. B)

SNAM251B.ZIP (67 KB) - IBIS Model
Designtool

PLLATINUMSIM-SW PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Download-Optionen
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese Design- und Simulationssuite mit vollem Funktionsumfang verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFN (RHA) 40 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos