ZHCS916I March 2009 – December 2018 TMP112
The TMP112 family is two-wire, SMBus and I2C interface-compatible. Figure 10 to Figure 13 describe the various operations on the TMP112 family. Parameters for Figure 10 are defined in Timing Requirements. Bus definitions are:
Bus Idle: Both SDA and SCL lines remain high.
Start Data Transfer: A change in the state of the SDA line, from high to low, when the SCL line is high, defines a START condition. Each data transfer is initiated with a START condition.
Stop Data Transfer: A change in the state of the SDA line from low to high when the SCL line is high defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.
Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The TMP112 family can also be used for single byte updates. To update only the MS byte, terminate the communication by issuing a START or STOP communication on the bus.
Acknowledge: Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge ('1') on the last byte that has been transmitted by the slave.