TDES9640

現行

適用高速感測器的 7.55-Gbps MIPI® CSI-2 V³Link™ 解串列四集線器

產品詳細資料

Applications Camera SerDes Color depth (bpp) 24 Function Deserializer Input compatibility V3Link Pixel clock frequency (max) (MHz) 100 Output compatibility MIPI CSI-2 Features Coax or STP, Flexible GPIOs, Internal Programmable Precision Frame Sync Generator, Line Fault Detection, Pattern Generation, Port Replication Mode, Ultra-Low Data and Control Path Latency Signal conditioning Adaptive Equalizer, Programmable Equalizer EMI reduction LVDS, SSC Compatible Diagnostics BIST Rating Catalog Operating temperature range (°C) -20 to 85
Applications Camera SerDes Color depth (bpp) 24 Function Deserializer Input compatibility V3Link Pixel clock frequency (max) (MHz) 100 Output compatibility MIPI CSI-2 Features Coax or STP, Flexible GPIOs, Internal Programmable Precision Frame Sync Generator, Line Fault Detection, Pattern Generation, Port Replication Mode, Ultra-Low Data and Control Path Latency Signal conditioning Adaptive Equalizer, Programmable Equalizer EMI reduction LVDS, SSC Compatible Diagnostics BIST Rating Catalog Operating temperature range (°C) -20 to 85
VQFNP (RUR) 88 144 mm² 12 x 12
  • Quad 7.55 Gbps deserializer hub aggregates data from up to 4 sensors simultaneously
    • Supports 8MP+ imagers
    • Single-ended coaxial or shielded twisted-pair (STP) cable
    • Power-over-coax (PoC) support
  • Supports 3 data rates: 7.55 Gbps, 3.775 Gbps and 1.8875 Gbps
  • CSI v2.1 compliant system interface
  • Supports up to 2 MIPI CSI-2 output ports and 1 replication port
    • CSI Port 0: MIPI CSI-2 output port
    • CSI Port 1: MIPI CSI-2 output port
    • CSI Port 2: replication port (D-PHY only)
    • 16 Virtual channels and VC-ID remapping
    • MIPI D-PHY and C-PHY configurable
  • MIPI D-PHY v2.1 compatible
    • Up to 4 data lanes with 2 clocks per port
    • Up to 2.5 Gbps per lane, 10 Gbps per port
  • MIPI C-PHY v1.1 compatible
    • Up to 4 trios per port
    • Up to 5.7 Gbps per trio, 22.8 Gbps per port
  • Quad CMLOUT output ports for off-board processing
    • 4 x CMLOUT ports replicated from 4 x V 3Link RX ports
    • Capable of driving another deserializer at the same line rate
  • 10 GPIO pins for sensor synchronization and diagnostics
  • Dual I2C ports
  • Frozen frame detection
  • Automatic receiver equalization
  • Compatible with TSER9615, TSER953, and with the TSER4905 (when used in Enhanced Vision mode)
  • Low power sleep mode with GPIO-state retention
  • Wide temperature range: -20°C to 85°C
  • Quad 7.55 Gbps deserializer hub aggregates data from up to 4 sensors simultaneously
    • Supports 8MP+ imagers
    • Single-ended coaxial or shielded twisted-pair (STP) cable
    • Power-over-coax (PoC) support
  • Supports 3 data rates: 7.55 Gbps, 3.775 Gbps and 1.8875 Gbps
  • CSI v2.1 compliant system interface
  • Supports up to 2 MIPI CSI-2 output ports and 1 replication port
    • CSI Port 0: MIPI CSI-2 output port
    • CSI Port 1: MIPI CSI-2 output port
    • CSI Port 2: replication port (D-PHY only)
    • 16 Virtual channels and VC-ID remapping
    • MIPI D-PHY and C-PHY configurable
  • MIPI D-PHY v2.1 compatible
    • Up to 4 data lanes with 2 clocks per port
    • Up to 2.5 Gbps per lane, 10 Gbps per port
  • MIPI C-PHY v1.1 compatible
    • Up to 4 trios per port
    • Up to 5.7 Gbps per trio, 22.8 Gbps per port
  • Quad CMLOUT output ports for off-board processing
    • 4 x CMLOUT ports replicated from 4 x V 3Link RX ports
    • Capable of driving another deserializer at the same line rate
  • 10 GPIO pins for sensor synchronization and diagnostics
  • Dual I2C ports
  • Frozen frame detection
  • Automatic receiver equalization
  • Compatible with TSER9615, TSER953, and with the TSER4905 (when used in Enhanced Vision mode)
  • Low power sleep mode with GPIO-state retention
  • Wide temperature range: -20°C to 85°C

The TDES9640 is a V 3Link Enhanced Vision deserializer that delivers robust ultra-high-speed 7.55 Gbps forward channel and 47.1875 Mbps bidirectional control channel for connecting up to 4 data sensors to the processing unit over a coaxial or STP cable. When paired with the TSER9615 or the TSER4905 serializers, the TDES9640 receives video data from image sensors or video sources supporting ultra-high resolutions or multiple sensors in various topologies.

Data is received and aggregated into two MIPI CSI-2 D-PHY or C-PHY outputs for interfacing with a downstream processor. An additional CSI port is used for port replication in D-PHY mode only. The flexible MIPI CSI-2 outputs support multiple virtual channels interleaving per port to differentiate multiple sensors, exposures, and data types. This functionality features video aggregation and replication modes and supports input-to-output port as well as virtual channel (VC-ID) remapping.

The TDES9640 supports advanced data protection and diagnostic features, as well as multiple levels of data integrity checking and protection in conjunction with programmable health status interrupt, which helps achieve robust sensor module and link operation in the end application.

The TDES9640 is a V 3Link Enhanced Vision deserializer that delivers robust ultra-high-speed 7.55 Gbps forward channel and 47.1875 Mbps bidirectional control channel for connecting up to 4 data sensors to the processing unit over a coaxial or STP cable. When paired with the TSER9615 or the TSER4905 serializers, the TDES9640 receives video data from image sensors or video sources supporting ultra-high resolutions or multiple sensors in various topologies.

Data is received and aggregated into two MIPI CSI-2 D-PHY or C-PHY outputs for interfacing with a downstream processor. An additional CSI port is used for port replication in D-PHY mode only. The flexible MIPI CSI-2 outputs support multiple virtual channels interleaving per port to differentiate multiple sensors, exposures, and data types. This functionality features video aggregation and replication modes and supports input-to-output port as well as virtual channel (VC-ID) remapping.

The TDES9640 supports advanced data protection and diagnostic features, as well as multiple levels of data integrity checking and protection in conjunction with programmable health status interrupt, which helps achieve robust sensor module and link operation in the end application.

下載 觀看有字幕稿的影片 影片
索取更多資訊

提供完整產品規格表及其他資源。立即索取

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 日期
* Data sheet TDES9640 V3LinkTMDeserializer Hub With CSI-2 Output Ports for 8-MP+ Cameras and Other Sensors datasheet (Rev. A) PDF | HTML 2023年 11月 16日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90UB9702-Q1EVM — DS90UB9702-Q1 評估模組

DS90UB9702-Q1EVM 評估模組 (EVM) 是一款功能板設計,用於評估 DS90UB9702-Q1 FPD-Link IV 解串列集線器。DS90UB9702-Q1 是一款多功能解串器,能夠使用 FPD-Link III 和 FPD-Link IV 串聯器從多達四個獨立視訊來源接收數據。與 DS90UB971-Q1 串聯器配對時,DS90UB9702-Q1 可以接收來自 8MP+ 成像儀的高色深數據。它具有兩個獨立的 MIPI DPHY CSI-2 輸出埠和一個複製 CSI-2 埠,每個埠有四個可用通道,每個通道支援最高 2.5Gbps 的速度。此裝置也支援 4x CML (...)
應用軟體及架構

ALP Analog LaunchPad Framework Utility

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:

  • Local and remote device access
  • (...)
支援產品和硬體

支援產品和硬體

支援軟體

ALP-PROFILE-UPDATE Analog LaunchPad Profile Update Software

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:

  • Local and remote device access
  • (...)
支援產品和硬體

支援產品和硬體

模擬型號

TDES9640 IBIS AMI Models

SNLM271.ZIP (207370 KB) - IBIS-AMI Model
lock = 需要匯出核准 (1 分鐘)
模擬型號

TDES9640 IBIS Model

SNLM268.ZIP (6040 KB) - IBIS Model
lock = 需要匯出核准 (1 分鐘)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFNP (RUR) 88 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片