DS90UH941AS-Q1
- AEC-Q100 qualified for automotive applications with the following results:
- Device temperature grade 2: −40℃ to +105℃ ambient operating temperature
- Supports pixel clock frequency up to 210 MHz for 3K (2880x1620) at 30Hz, QXGA (2048x1536), 2K (2880x1080), WUXGA (1920x1200), or 1080p60 (1920x1080) resolutions with 24-bit color depth
- MIPI D-PHY / Display Serial Interface (DSI) receiver provides a high-bandwidth interface to video processor or FPGA
- Dual DSI input ports with up to 4 data lanes each
- Up to 1.5 Gbps per lane
- Superframe with symmetric and asymmetric unpacking capability
- ECC and CRC generation
- Virtual channel capability
- Single and dual FPD-Link III outputs
- Single link: up to 105MHz pixel clock
- Dual link: up to 210MHz pixel clock
-
-
Documentation available to aid ISO 26262 system design
-
- Symmetric and asymmetric video splitting
- Integrated HDCP v1.4 cipher engine with on-chip key storage
The DS90UH941AS-Q1 is a dual DSI to FPD-Link III bridge serializer designed for automotive infotainment applications. When paired with an FPD-Link III DS90UH940N-Q1, DS90UH948-Q1, DS90UH924-Q1, DS90UH926-Q1, or DS90UH928-Q1 deserializer, the DS90UH941AS-Q1 can supply 1- or 2-lane high-speed serial streams over cost-effective, 50- Ω, single-ended coaxial cables or over 100- Ω, differential shielded twisted-pair (STP) and shielded twisted-quad (STQ) cables. In response to the rise in number and variance of displays in infotainment systems, the DS90UH941AS-Q1 can support symmetric and asymmetric splitting.
The DS90UH941AS-Q1 can consolidate video data over two differential pairs to simplify system design and decrease the interconnect size and weight of the application.
The FPD-Link III interface supports video and audio data transmission and full duplex control, including I2C communication and up to eight I2S audio channels over the same high-speed serial link. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS90UH941AS-Q1 2K DSI to FPD-Link III Bridge Serializer w/ Video Split and HDCP datasheet (Rev. B) | PDF | HTML | 2021/2/1 | ||
| 應用說明 | Splitter Mode Operations With the DS90Ux941ASQ1 (Rev. A) | PDF | HTML | 2020/10/27 | |||
| 應用說明 | DS90UB941AS-Q1 DSI Bringup Guide | PDF | HTML | 2020/7/31 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
DS90UH941AS-Q1EVM — DSI 至 FPD-Link III 橋接串聯器評估模組
ALP — Analog LaunchPad Framework Utility
ALP-PROFILE-UPDATE — Analog LaunchPad Profile Update Software
TINA-TI — 基於 SPICE 的類比模擬程式
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
TIDEP-01020 — 適用於閘道、輔助和自動化駕駛系統的汽車領域控制器參考設計
現今在路上的分散式車輛架構採用個別 ECU，缺乏處理能力與高速介面，不足以應對新興汽車架構的複雜任務與資料傳輸需求。更高階的功能需要 DMIPS、資料頻寬與電源效率的適當組合。我們 Jacinto™ 7 處理器系列中的 DRA829V 和 TDA4VM 處理器可提供這些架構所需的必要性能、電源和汽車介面。
此汽車參考設計可實現網域架構，同時展現 DRA829V 和 TDAV4M SoC 的性能。這款 8 層 PCB 設計經過最佳化，可降低成本並縮短上市時間，是評估具有全功能網域控制器電路板的 Jacinto 7 處理器的絕佳方式，同時可實現包括乙太網路、CAN-FD 和 PCIe (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFNP (RTD) | 64 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。