首頁 介面 高速 SerDes FPD-Link SerDes
首頁
介面
高速 SerDes
FPD-Link SerDes

DS90UH981-Q1

現行

具有 HDCP 的 4K DSI 至 FPD-Link IV 橋接串聯器

立即訂購
產品規格表

DS90UH981-Q1

現行
產品規格表 立即訂購

產品詳細資料

Applications In-vehicle Infotainment (IVI) Input compatibility DSI Function Serializer Output compatibility FPD-Link IV LVDS Color depth (bpp) 30 Parallel video bandwidth (per port) (max) (Gbps) 10 Serial video bandwidth (per port) (max) (Gbps) 10.4 Features CRC, Coax or STP, Flexible GPIOs, HDCP, I2C Config, Line Fault Detection, Pattern Generation, Ultra-Low Data and Control Path Latency Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
Applications In-vehicle Infotainment (IVI) Input compatibility DSI Function Serializer Output compatibility FPD-Link IV LVDS Color depth (bpp) 30 Parallel video bandwidth (per port) (max) (Gbps) 10 Serial video bandwidth (per port) (max) (Gbps) 10.4 Features CRC, Coax or STP, Flexible GPIOs, HDCP, I2C Config, Line Fault Detection, Pattern Generation, Ultra-Low Data and Control Path Latency Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
VQFNP (RTD) 64 81 mm² (9 mm × 9 mm)
  • Single or dual port MIPI DSI receiver
    • Compliant to D-PHY v1.2 and DSI v1.3.1
    • Packed 16/18/24/30-bit RGB and 16-bit YCbCr
    • Loosely packed 18-bit RGB and 20-bit 4:2:2
    • 1 clock lane and 1-4 configurable data lanes per D-PHY Port
    • Up to 2.5 Gbps/lane with skew calibration
    • Supports data lane swap and polarity inversion
    • Supports both burst and non-burst mode
    • SuperFrame Unpacking Capability
    • Suitable for 4K at 60Hz video resolution
  • FPD-Link IV interface
    • Supports 10.8/6.75/3.375Gbps per channel; Up to 21.6Gbps over dual channels
    • Coax/STP interconnect support
    • Port Splitting to enable Y-cable interfaces
  • Ultra-low latency control channel
    • Two I2C up to 1MHz (up to 3.4MHz for local bus access)
    • High speed GPIOs
  • Backwards compatible
    • Integrated HDCP v1.4 with on-chip keys
    • 720P 92x and 1080P/2K 94x product families
    • ADAS 936, 954, 960, 962, 9702, 9722 deserializers
  • Security and diagnostics
    • Voltage and temperature monitoring
    • Line Fault Detection
    • BIST and pattern generation
    • CRC and error diagnostics
    • Unique ID for counterfeit protection
    • ECC on control bits
  • Advanced link robustness and EMC control
    • Data scrambling
    • Spread spectrum clocking generation (SSCG)
  • Low power operation
    • 1.8V and 1.1V dual power supply
  • AEC-Q100 qualified for automotive applications
    • AEC-Q100 grade-level 2: −40℃ to +105℃
    • 64 pin QFN Wettable flanks 9mm x 9mm
    • ISO 10605 and IEC 61000-4-2 ESD compliant
  • Single or dual port MIPI DSI receiver
    • Compliant to D-PHY v1.2 and DSI v1.3.1
    • Packed 16/18/24/30-bit RGB and 16-bit YCbCr
    • Loosely packed 18-bit RGB and 20-bit 4:2:2
    • 1 clock lane and 1-4 configurable data lanes per D-PHY Port
    • Up to 2.5 Gbps/lane with skew calibration
    • Supports data lane swap and polarity inversion
    • Supports both burst and non-burst mode
    • SuperFrame Unpacking Capability
    • Suitable for 4K at 60Hz video resolution
  • FPD-Link IV interface
    • Supports 10.8/6.75/3.375Gbps per channel; Up to 21.6Gbps over dual channels
    • Coax/STP interconnect support
    • Port Splitting to enable Y-cable interfaces
  • Ultra-low latency control channel
    • Two I2C up to 1MHz (up to 3.4MHz for local bus access)
    • High speed GPIOs
  • Backwards compatible
    • Integrated HDCP v1.4 with on-chip keys
    • 720P 92x and 1080P/2K 94x product families
    • ADAS 936, 954, 960, 962, 9702, 9722 deserializers
  • Security and diagnostics
    • Voltage and temperature monitoring
    • Line Fault Detection
    • BIST and pattern generation
    • CRC and error diagnostics
    • Unique ID for counterfeit protection
    • ECC on control bits
  • Advanced link robustness and EMC control
    • Data scrambling
    • Spread spectrum clocking generation (SSCG)
  • Low power operation
    • 1.8V and 1.1V dual power supply
  • AEC-Q100 qualified for automotive applications
    • AEC-Q100 grade-level 2: −40℃ to +105℃
    • 64 pin QFN Wettable flanks 9mm x 9mm
    • ISO 10605 and IEC 61000-4-2 ESD compliant

DS90UH981-Q1 is a MIPI DSI to FPD-Link III/IV bridge device. In conjunction with an FPD-Link IV deserializer, the chipset provides a high-speed serialized interface over low-cost 50Ω coax or STP cables. The DS90UH981-Q1 is a D-PHY v1.2 compliant device that serializes a MIPI DSI input supporting video resolutions including 4K with 30-bit color depth. The FPD-Link IV interface supports video and audio data transmission and full duplex control, including I2C and GPIO data over a single channel or dual channels. Consolidation of video data and control over two FPD-Link IV lanes reduces the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, SSCG, and randomization. In backward compatible mode, the devices supports up to 720p and 1080p resolutions with 24-bit color depth over a single/dual link as well as HDCP v1.4 support when paired with an HDCP-capable deserializer. In ADAS compatible mode, the device is interoperable with 936, 95x, 96x & 97x deserializers supporting resolutions up to 8MP+/40fps.

DS90UH981-Q1 is a MIPI DSI to FPD-Link III/IV bridge device. In conjunction with an FPD-Link IV deserializer, the chipset provides a high-speed serialized interface over low-cost 50Ω coax or STP cables. The DS90UH981-Q1 is a D-PHY v1.2 compliant device that serializes a MIPI DSI input supporting video resolutions including 4K with 30-bit color depth. The FPD-Link IV interface supports video and audio data transmission and full duplex control, including I2C and GPIO data over a single channel or dual channels. Consolidation of video data and control over two FPD-Link IV lanes reduces the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, SSCG, and randomization. In backward compatible mode, the devices supports up to 720p and 1080p resolutions with 24-bit color depth over a single/dual link as well as HDCP v1.4 support when paired with an HDCP-capable deserializer. In ADAS compatible mode, the device is interoperable with 936, 95x, 96x & 97x deserializers supporting resolutions up to 8MP+/40fps.

filter 尋找其它 FPD-Link SerDes
下載 觀看有字幕稿的影片 影片
索取更多資訊

提供完整產品規格表及其他資源。立即索取

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 DS90UH981-Q1 4K DSI to FPD-Link IV Bridge Serializer With HDCP datasheet PDF | HTML 2024/2/22

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90UH981-Q1EVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux981-Q1EVM 是用於評估 DS90Ux981-Q1 MIPI DSI 至 FPD-Link IV 串聯器的評估模組。  DS90Ux981-Q1 支援超高解析度，包括在 60Hz 下每像素 30 位元的 4K。2 個 MIPI DSI 連接埠輸出與 MIPI DSI v1.3.1 和 DPHY v1.2 相容，速度可達每通道 2.5Gbps，FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps，或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux981-Q1EVM 的 FPD-Link 互連是一款車用 (...)
支援產品和硬體
開發板

DS90UH981-Q1MEVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux981-Q1MEVM 是用於評估 DS90Ux981-Q1 MIPI DSI 至 FPD-Link IV 串聯器的評估模組。  DS90Ux981-Q1 支援超高解析度，包括在 60Hz 下每像素 30 位元的 4K。2 個 MIPI DSI 連接埠輸出與 MIPI DSI v1.3.1 和 DPHY v1.2 相容，速度可達每通道 2.5Gbps，FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps，或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux981-Q1MEVM 的 FPD-Link (...)
支援產品和硬體
支援軟體

ALP-PROFILE-UPDATE — Analog LaunchPad Profile Update Software

ALP Profile Update contains latest fixes and updates to ALP profiles. If you are installing for the first time please install ALP Profile Update after installing ALP Framework.
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFNP (RTD) 64 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片