首頁 介面 高速 SerDes FPD-Link SerDes
首頁
介面
高速 SerDes
FPD-Link SerDes

DS90UB948-Q1

現行

1080p oLDI 雙 FPD-Link III 解串器

立即訂購
產品規格表

DS90UB948-Q1

現行
產品規格表 立即訂購

產品詳細資料

Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link III LVDS Function Deserializer Output compatibility LVDS Color depth (bpp) 24 Features Low-EMI Point-to-Point Communication Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105 TI functional safety category Functional Safety-Capable
Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link III LVDS Function Deserializer Output compatibility LVDS Color depth (bpp) 24 Features Low-EMI Point-to-Point Communication Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105 TI functional safety category Functional Safety-Capable
WQFN (NKD) 64 81 mm² (9 mm × 9 mm)
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to +105°C ambient operating temperature
  • Supports pixel clock frequency up to 192 MHz for up to 2K (2048x1080) resolutions with 24-bit color depth
  • 1-Lane or 2-lane FPD-Link III interface with de-skew capability
  • Single or dual OpenLDI (LVDS) transmitter
    • Single channel: up to 96-MHz pixel clock
    • Dual channel: up to 192-MHz pixel clock
    • Configurable 18-Bit RGB or 24-bit RGB
  • Functional Safety-Capable
    • Documentation available to aid ISO 26262 system design
  • Four high-speed GPIOs (up to 2 Mbps each)
  • Adaptive receive equalization
    • Compensates for channel insertion loss of up to –15.5 dB at 1.48 GHz and -9 dB at 1.68 GHz
    • Provides automatic temperature and cable aging compensation
  • SPI control interfaces up to 3.3 Mbps
  • I2C (Controller/Target) With 1-Mbps fast-mode plus
  • Image enhancement (white balance and dithering)
  • Supports 7.1 multiple I2S (4 data) channels
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to +105°C ambient operating temperature
  • Supports pixel clock frequency up to 192 MHz for up to 2K (2048x1080) resolutions with 24-bit color depth
  • 1-Lane or 2-lane FPD-Link III interface with de-skew capability
  • Single or dual OpenLDI (LVDS) transmitter
    • Single channel: up to 96-MHz pixel clock
    • Dual channel: up to 192-MHz pixel clock
    • Configurable 18-Bit RGB or 24-bit RGB
  • Functional Safety-Capable
    • Documentation available to aid ISO 26262 system design
  • Four high-speed GPIOs (up to 2 Mbps each)
  • Adaptive receive equalization
    • Compensates for channel insertion loss of up to –15.5 dB at 1.48 GHz and -9 dB at 1.68 GHz
    • Provides automatic temperature and cable aging compensation
  • SPI control interfaces up to 3.3 Mbps
  • I2C (Controller/Target) With 1-Mbps fast-mode plus
  • Image enhancement (white balance and dithering)
  • Supports 7.1 multiple I2S (4 data) channels

The DS90UB948-Q1 is a FPD-Link III deserializer which, in conjunction with the DS90UB949A/949/947-Q1 serializers, converts 1-lane or 2-lane FPD-Link III streams into a FPD-Link (OpenLDI) interface. The Deserializer is capable of operating over cost-effective 50-Ω single-ended coaxial or 100-Ω differential shielded twisted-pair (STP) cables. It recovers the data from one or two FPD-Link III serial streams and translates it into dual pixel FPD-Link (8 LVDS data lanes + clock) supporting video resolutions up to 2K (2048x1080) with 24-bit color depth. This provides a bridge between HDMI enabled sources such as GPUs to connect to existing LVDS displays or application processors.

The FPD-Link III interface supports video and audio data transmission and full duplex control, including I2C and SPI communication, over the same differential link. Consolidation of video data and control over two differential pairs decreases the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization. In backward compatible mode, the device supports up to WXGA and 720p resolutions with 24-bit color depth over a single differential link.

The device automatically senses the FPD-Link III channels and supplies a clock alignment and de-skew functionality without the need for any special training patterns. This ensures skew phase tolerance from mismatches in interconnect wires such as PCB trace routing, cable pair-to-pair length differences, and connector imbalances.

The DS90UB948-Q1 is a FPD-Link III deserializer which, in conjunction with the DS90UB949A/949/947-Q1 serializers, converts 1-lane or 2-lane FPD-Link III streams into a FPD-Link (OpenLDI) interface. The Deserializer is capable of operating over cost-effective 50-Ω single-ended coaxial or 100-Ω differential shielded twisted-pair (STP) cables. It recovers the data from one or two FPD-Link III serial streams and translates it into dual pixel FPD-Link (8 LVDS data lanes + clock) supporting video resolutions up to 2K (2048x1080) with 24-bit color depth. This provides a bridge between HDMI enabled sources such as GPUs to connect to existing LVDS displays or application processors.

The FPD-Link III interface supports video and audio data transmission and full duplex control, including I2C and SPI communication, over the same differential link. Consolidation of video data and control over two differential pairs decreases the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization. In backward compatible mode, the device supports up to WXGA and 720p resolutions with 24-bit color depth over a single differential link.

The device automatically senses the FPD-Link III channels and supplies a clock alignment and de-skew functionality without the need for any special training patterns. This ensures skew phase tolerance from mismatches in interconnect wires such as PCB trace routing, cable pair-to-pair length differences, and connector imbalances.
filter 尋找其它 FPD-Link SerDes
下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 8
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 DS90UB948-Q1 Automotive 2K FPD-Link III to OpenLDI Deserializer datasheet (Rev. D) PDF | HTML 2022/2/18
應用說明 How to Avoid False HDCP-Triggered AV MUTE Mode in FPD-LINK III DS90UB94x_ DS90UB92x Device PDF | HTML 2026/3/2
應用說明 Exploring the Int Test Pattern Generation Feature of FPD-Link III IVI Devices (Rev. G) PDF | HTML 2020/11/3
技術文章 3 ways to drive multiple displays in an integrated digital cockpit with FPD-Link I PDF | HTML 2019/10/2
應用說明 Margin Analysis Program (MAP) and strobe positions for DS90UB954-Q1 and 960-Q1 2019/1/14
使用指南 FPD-Link Margin Analysis Program (MAP) user's guide 2019/1/14
類比設計期刊 An EMC/EMI system-design and testing methodology for FPD-Link III SerDes 2017/4/26
類比設計期刊 Ten tips for successfully designing with automotive EMC/EMI requirements 2015/7/24

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90UB948-Q1EVM — DS90UB948-Q1EVM FPD-Link III 解串器評估模組

德州儀器 DS90UB948-Q1EVM 評估模組 (EVM) 可將 FPD-Link III 轉換為 OpenLDI。此套件將演示 DS90UB948-Q1 的功能和操作。DS90UB948-Q1 是一款 FPD-Link III 解串器，搭配 DS90UB949/929/947-Q1 串聯器使用時，可從一或兩個 FPD-Link III 序列流中復原資料，並將其轉換為單像素或雙像素的 OpenLDI LVDS，進而支援高達 WUXGA 與 1080p60 解析度以及 24 位元色彩深度。

FPD-Link III 介面支援視訊與音訊資料傳輸及全雙工控制（包括 GPIO、I2C 和 SPI (...)

使用指南: PDF
支援產品和硬體
有庫存
限制：
??asset.out-of-stock-ti_zh_TW??
無法提供
應用軟體及架構

ALP — Analog LaunchPad Framework Utility

To get started with Analog LaunchPad (ALP) software: Download and install the ALP Framework Utility. Add new device profiles and example scripts with the ALP-PROFILE-UPDATE tool.
支援產品和硬體
支援軟體

ALP-PROFILE-UPDATE — Analog LaunchPad Profile Update Software

ALP Profile Update contains latest fixes and updates to ALP profiles. If you are installing for the first time please install ALP Profile Update after installing ALP Framework.
支援產品和硬體
模擬型號

DS90UB948-Q1 IBIS Model

SNLM184.ZIP (73 KB) - IBIS 模型
支援產品和硬體
參考設計

TIDA-01453 — 適用於車載資通訊系統車頭元件的 MIPI ® DSI 至 OLDI/LVDS 橋接器參考設計

此參考設計提供了兩種顯示介面選項：一種是帶有 MIPI® DSI 輸出的汽車處理器，另一種是帶有 OpenLDI (OLDI) / LVDS 輸入的汽車資訊娛樂視頻顯示面板。該參考設計提供了兩種變體。設定一將晶片系統 (SoC) DSI 視訊輸出訊號轉換為 OLDI/LVDS 視訊訊號，然後直接連接至整合式顯示器應用的面板上。設定二採用 FPD-Link III SerDes 技術，I²C 透過長纜線將 OLDI/LVDS 視訊訊號及 I²C 控制訊號傳送至面板，以供遠端顯示器應用使用。
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (NKD) 64 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片