产品详情

CPU 2 Arm Cortex-A53, 4 Arm Cortex-A53 Frequency (MHz) 1400 Coprocessors 1 Arm Cortex-R5F Display type MIPI DPI Protocols Ethernet, TSN Hardware accelerators C7™ NPU, Deep learning accelerator, Video decode accelerator, Video encode accelerator, Vision processing accelerator Features Vision Analytics Operating system Linux, RTOS Security Secure boot Rating Catalog Power supply solution TPS65219 Operating temperature range (°C) -40 to 125 Edge AI enabled Edge AI Studio enabled
CPU 2 Arm Cortex-A53, 4 Arm Cortex-A53 Frequency (MHz) 1400 Coprocessors 1 Arm Cortex-R5F Display type MIPI DPI Protocols Ethernet, TSN Hardware accelerators C7™ NPU, Deep learning accelerator, Video decode accelerator, Video encode accelerator, Vision processing accelerator Features Vision Analytics Operating system Linux, RTOS Security Secure boot Rating Catalog Power supply solution TPS65219 Operating temperature range (°C) -40 to 125 Edge AI enabled Edge AI Studio enabled
FCBGA (AMB) 484 324 mm² (18 mm × 18 mm) FCCSP (ANF) 484 324 mm² (18 mm × 18 mm)

Processor Cores:

  • Up to Quad 64-bit Arm Cortex-A53 microprocessor subsystem at up to 1.4GHz
    • Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC
    • Each A53 core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
  • Single-core Arm Cortex-R5F at up to 800MHz, integrated as part of MCU Channel with FFI
    • 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
    • 512KB SRAM with SECDED ECC
  • Single-core Arm Cortex-R5F at up to 800MHz, integrated to support Device Management
    • 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
  • Neural Processing Unit based on Single-core C7™ DSP
    • Floating point, 256-bit Vector C7™ DSP, up to 40 GFLOPS at 1.0GHz
    • Matrix Multiply Accelerator (MMA), up to 2TOPS (8b) at 1.0GHz
    • 64KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
    • 1.25MB of L2 SRAM with SECDED ECC
  • Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators:
    • 315MPixel/s ISP; Up to 5MP @ 60fps
    • Support for 12-bit RGB-IR
    • Support for up to 16-bit input RAW format
    • Line support up to 4096
    • Wide Dynamic Range (WDR), Lens Distortion Correction (LDC), Vision Imaging Subsystem (VISS), and Multi-Scalar (MSC) support
      • Output color format : 8-bits, 12-bits, and YUV 4:2:2, YUV 4:2:0, RGB, HSV/HSL

Multimedia:

  • Display subsystem
    • Single display support
    • Up to 1920x1080 @ 60fps
    • Up to 165 MHz pixel clock support with independent PLL
    • DPI 24-bit RGB parallel interface
    • Supports safety features such as freeze frame detection and MISR data check
  • One Camera Serial interface (CSI-2) Receiver with 4-Lane D-PHY
    • MIPI CSI-2 v1.3 Compliant + MIPI D-PHY 1.2
    • Support for 1,2,3 or 4 data lane mode up to 2.5Gbps per lane
    • ECC verification/correction with CRC check + ECC on RAM
    • Virtual Channel support (up to 16)
    • Ability to write stream data directly to DDR via DMA
  • Video Encoder/Decoder
    • Support for HEVC (H.265) Main profiles at Level 5.1 High-tier
    • Support for H.264 BaseLine/Main/High Profiles at Level 5.2
    • Support for up to 4K UHD resolution (3840 × 2160)
      • Clocking options supporting 240MPixels/s, 120MPixels/s, or 60MPixels/s
  • Motion JPEG encode at 416MPixels/s withresolutions up to 4K UHD (3840 × 2160)

Memory Subsystem:

  • Up to 2.29MB of On-chip RAM
    • 64KB of On-Chip RAM (OCRAM) with SECDED ECC, can be divided into smaller banks in increments of 32KB for as many as 2 separate memory banks
    • 256KB of On-Chip RAM with SECDED ECC in SMS Subsystem
    • 176KB of On-Chip RAM with SECDED ECC in SMS Subsystem for TI security firmware
    • 512KB of On-chip RAM with SECDED ECC in Cortex-R5F MCU Subsystem
    • 64KB of On-chip RAM with SECDED ECC in Device/Power Manager Subsystem
    • 1.25MB of L2 SRAM with SECDED ECC in Neural Processing Unit
  • DDR Subsystem (DDRSS)
    • Supports LPDDR4
    • 32-bit data bus with inline ECC
    • Supports speeds up to 3733MT/s
    • Max addressable range of 8GBytes

Functional Safety:

  • Functional Safety-Compliant targeted [Automotive]
    • Developed for functional safety applications
    • Documentation will be available to aid ISO 26262 functional safety system design
    • Systematic capability up to ASIL D targeted
    • Hardware integrity up to ASIL B targeted
    • Safety-related certification
      • ISO 26262 by TÜV SÜD planned
  • AEC - Q100 qualified [Automotive]

Security:

  • Secure boot supported
    • Hardware-enforced Root-of-Trust (RoT)
    • Support to switch RoT via backup key
    • Support for takeover protection, IP protection, and anti-roll back protection
  • Trusted Execution Environment (TEE) supported
    • Arm TrustZone based TEE
    • Extensive firewall support for isolation
    • Secure watchdog/timer/IPC
    • Secure storage support
    • Replay Protected Memory Block (RPMB) support
  • Dedicated Security Controller with user programmable HSM core and dedicated security DMA & IPC subsystem for isolated processing
  • Cryptographic acceleration supported
    • Session-aware cryptographic engine with ability to auto-switch key-material based on incoming data stream
      • Supports cryptographic cores
    • AES – 128-/192-/256-Bit key sizes
    • SHA2 – 224-/256-/384-/512-Bit key sizes
    • DRBG with true random number generator
    • PKA (Public Key Accelerator) to Assist in RSA/ECC processing for secure boot
  • Debugging security
    • Secure software controlled debug access
    • Security aware debugging

High-Speed Interfaces:

  • Integrated Ethernet switch supporting (total 2 external ports)
    • RMII(10/100) or RGMII (10/100/1000)
    • IEEE1588 (Annex D, Annex E, Annex F with 802.1AS PTP)
    • Clause 45 MDIO PHY management
    • Packet Classifier based on ALE engine with 512 classifiers
    • Priority based flow control
    • Time Sensitive Networking (TSN) support
    • Four CPU H/W interrupt Pacing
    • IP/UDP/TCP checksum offload in hardware
  • Two USB2.0 Ports
    • Port configurable as USB host, USB peripheral, or USB Dual-Role Device (DRD mode)
    • Integrated USB VBUS detection

General Connectivity:

  • 9x Universal Asynchronous Receiver-Transmitters (UART)
  • 5x Serial Peripheral Interface (SPI) controllers
  • 6x Inter-Integrated Circuit (I2C) ports
  • 3x Multichannel Audio Serial Ports (McASP)
    • Transmit and Receive Clocks up to 50MHz
    • Up to 4/6/16 Serial Data Pins across 3x McASP with Independent TX and RX Clocks
    • Supports Time Division Multiplexing (TDM), Inter-IC Sound (I2S), and Similar Formats
    • Supports Digital Audio Interface Transmission (SPDIF, IEC60958-1, and AES-3 Formats)
    • FIFO Buffers for Transmit and Receive (256 Bytes)
    • Support for audio reference output clock
  • 3x enhanced PWM modules (ePWM)
  • 3x enhanced Quadrature Encoder Pulse modules (eQEP)
  • 3x enhanced Capture modules (eCAP)
  • General-Purpose I/O (GPIO), All LVCMOS I/O can be configured as GPIO
  • 3x Controller Area Network (CAN) modules with CAN-FD support
    • Conforms w/ CAN Protocol 2.0 A, B and ISO 11898-1
    • Full CAN FD support (up to 64 data bytes)
    • Parity/ECC check for Message RAM
    • Speed up to 8Mbps

Media and Data Storage:

  • 3x Multi-Media Card/Secure Digital (MMC/SD/SDIO) interface
    • 1x 8-bit eMMC interface up to HS200 speed
    • 2x 4-bit SD/SDIO interface up to UHS-I
    • Compliant with eMMC 5.1, SD 3.0, and SDIO Version 3.0
  • 1× General-Purpose Memory Controller (GPMC) up to 133MHz
    • Flexible 8- and 16-bit Asynchronous Memory Interface with up to four Chip (22-bit address) Selects (NAND, NOR, Muxed-NOR, and SRAM)
    • Uses BCH code to support 4-, 8-, or 16-bit ECC
    • Uses Hamming code to support 1-bit ECC
    • Error Locator Module (ELM)
      • Used with the GPMC to locate addresses of data errors from syndrome polynomials generated using a BCH algorithm
      • Supports 4-, 8-, and 16-bit per 512-Byte block error location based on BCH algorithms
  • OSPI/QSPI with DDR / SDR support
    • Support for Serial NAND and Serial NOR Flash devices
    • 4GBytes memory address support
    • XIP mode with optional on-the-fly encryption

Power Management:

  • Low-power modes supported by Device/Power Manager
    • Partial IO support for CAN/GPIO/UART wakeup
    • DeepSleep : I/O + DDR (suspend to RAM)
    • DeepSleep
    • MCU Only
    • Standby
    • Dynamic frequency scaling for Cortex-A53

Boot Options:

  • UART
  • I2C EEPROM
  • OSPI/QSPI Flash
  • GPMC NOR/NAND Flash
  • Serial NAND Flash
  • SD Card
  • eMMC
  • USB (host) boot from Mass Storage device
  • USB (device) boot from external host (DFU mode)
  • Ethernet

Technology / Package:

  • 16-nm FinFET technology
  • 18mm x 18mm, 0.8mm pitch full-array, 484-pin FCBGA (AMB)
  • 18mm x 18mm, 0.8mm pitch full-array, 484-pin FCCSP (ANF)

Processor Cores:

  • Up to Quad 64-bit Arm Cortex-A53 microprocessor subsystem at up to 1.4GHz
    • Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC
    • Each A53 core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
  • Single-core Arm Cortex-R5F at up to 800MHz, integrated as part of MCU Channel with FFI
    • 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
    • 512KB SRAM with SECDED ECC
  • Single-core Arm Cortex-R5F at up to 800MHz, integrated to support Device Management
    • 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
  • Neural Processing Unit based on Single-core C7™ DSP
    • Floating point, 256-bit Vector C7™ DSP, up to 40 GFLOPS at 1.0GHz
    • Matrix Multiply Accelerator (MMA), up to 2TOPS (8b) at 1.0GHz
    • 64KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
    • 1.25MB of L2 SRAM with SECDED ECC
  • Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators:
    • 315MPixel/s ISP; Up to 5MP @ 60fps
    • Support for 12-bit RGB-IR
    • Support for up to 16-bit input RAW format
    • Line support up to 4096
    • Wide Dynamic Range (WDR), Lens Distortion Correction (LDC), Vision Imaging Subsystem (VISS), and Multi-Scalar (MSC) support
      • Output color format : 8-bits, 12-bits, and YUV 4:2:2, YUV 4:2:0, RGB, HSV/HSL

Multimedia:

  • Display subsystem
    • Single display support
    • Up to 1920x1080 @ 60fps
    • Up to 165 MHz pixel clock support with independent PLL
    • DPI 24-bit RGB parallel interface
    • Supports safety features such as freeze frame detection and MISR data check
  • One Camera Serial interface (CSI-2) Receiver with 4-Lane D-PHY
    • MIPI CSI-2 v1.3 Compliant + MIPI D-PHY 1.2
    • Support for 1,2,3 or 4 data lane mode up to 2.5Gbps per lane
    • ECC verification/correction with CRC check + ECC on RAM
    • Virtual Channel support (up to 16)
    • Ability to write stream data directly to DDR via DMA
  • Video Encoder/Decoder
    • Support for HEVC (H.265) Main profiles at Level 5.1 High-tier
    • Support for H.264 BaseLine/Main/High Profiles at Level 5.2
    • Support for up to 4K UHD resolution (3840 × 2160)
      • Clocking options supporting 240MPixels/s, 120MPixels/s, or 60MPixels/s
  • Motion JPEG encode at 416MPixels/s withresolutions up to 4K UHD (3840 × 2160)

Memory Subsystem:

  • Up to 2.29MB of On-chip RAM
    • 64KB of On-Chip RAM (OCRAM) with SECDED ECC, can be divided into smaller banks in increments of 32KB for as many as 2 separate memory banks
    • 256KB of On-Chip RAM with SECDED ECC in SMS Subsystem
    • 176KB of On-Chip RAM with SECDED ECC in SMS Subsystem for TI security firmware
    • 512KB of On-chip RAM with SECDED ECC in Cortex-R5F MCU Subsystem
    • 64KB of On-chip RAM with SECDED ECC in Device/Power Manager Subsystem
    • 1.25MB of L2 SRAM with SECDED ECC in Neural Processing Unit
  • DDR Subsystem (DDRSS)
    • Supports LPDDR4
    • 32-bit data bus with inline ECC
    • Supports speeds up to 3733MT/s
    • Max addressable range of 8GBytes

Functional Safety:

  • Functional Safety-Compliant targeted [Automotive]
    • Developed for functional safety applications
    • Documentation will be available to aid ISO 26262 functional safety system design
    • Systematic capability up to ASIL D targeted
    • Hardware integrity up to ASIL B targeted
    • Safety-related certification
      • ISO 26262 by TÜV SÜD planned
  • AEC - Q100 qualified [Automotive]

Security:

  • Secure boot supported
    • Hardware-enforced Root-of-Trust (RoT)
    • Support to switch RoT via backup key
    • Support for takeover protection, IP protection, and anti-roll back protection
  • Trusted Execution Environment (TEE) supported
    • Arm TrustZone based TEE
    • Extensive firewall support for isolation
    • Secure watchdog/timer/IPC
    • Secure storage support
    • Replay Protected Memory Block (RPMB) support
  • Dedicated Security Controller with user programmable HSM core and dedicated security DMA & IPC subsystem for isolated processing
  • Cryptographic acceleration supported
    • Session-aware cryptographic engine with ability to auto-switch key-material based on incoming data stream
      • Supports cryptographic cores
    • AES – 128-/192-/256-Bit key sizes
    • SHA2 – 224-/256-/384-/512-Bit key sizes
    • DRBG with true random number generator
    • PKA (Public Key Accelerator) to Assist in RSA/ECC processing for secure boot
  • Debugging security
    • Secure software controlled debug access
    • Security aware debugging

High-Speed Interfaces:

  • Integrated Ethernet switch supporting (total 2 external ports)
    • RMII(10/100) or RGMII (10/100/1000)
    • IEEE1588 (Annex D, Annex E, Annex F with 802.1AS PTP)
    • Clause 45 MDIO PHY management
    • Packet Classifier based on ALE engine with 512 classifiers
    • Priority based flow control
    • Time Sensitive Networking (TSN) support
    • Four CPU H/W interrupt Pacing
    • IP/UDP/TCP checksum offload in hardware
  • Two USB2.0 Ports
    • Port configurable as USB host, USB peripheral, or USB Dual-Role Device (DRD mode)
    • Integrated USB VBUS detection

General Connectivity:

  • 9x Universal Asynchronous Receiver-Transmitters (UART)
  • 5x Serial Peripheral Interface (SPI) controllers
  • 6x Inter-Integrated Circuit (I2C) ports
  • 3x Multichannel Audio Serial Ports (McASP)
    • Transmit and Receive Clocks up to 50MHz
    • Up to 4/6/16 Serial Data Pins across 3x McASP with Independent TX and RX Clocks
    • Supports Time Division Multiplexing (TDM), Inter-IC Sound (I2S), and Similar Formats
    • Supports Digital Audio Interface Transmission (SPDIF, IEC60958-1, and AES-3 Formats)
    • FIFO Buffers for Transmit and Receive (256 Bytes)
    • Support for audio reference output clock
  • 3x enhanced PWM modules (ePWM)
  • 3x enhanced Quadrature Encoder Pulse modules (eQEP)
  • 3x enhanced Capture modules (eCAP)
  • General-Purpose I/O (GPIO), All LVCMOS I/O can be configured as GPIO
  • 3x Controller Area Network (CAN) modules with CAN-FD support
    • Conforms w/ CAN Protocol 2.0 A, B and ISO 11898-1
    • Full CAN FD support (up to 64 data bytes)
    • Parity/ECC check for Message RAM
    • Speed up to 8Mbps

Media and Data Storage:

  • 3x Multi-Media Card/Secure Digital (MMC/SD/SDIO) interface
    • 1x 8-bit eMMC interface up to HS200 speed
    • 2x 4-bit SD/SDIO interface up to UHS-I
    • Compliant with eMMC 5.1, SD 3.0, and SDIO Version 3.0
  • 1× General-Purpose Memory Controller (GPMC) up to 133MHz
    • Flexible 8- and 16-bit Asynchronous Memory Interface with up to four Chip (22-bit address) Selects (NAND, NOR, Muxed-NOR, and SRAM)
    • Uses BCH code to support 4-, 8-, or 16-bit ECC
    • Uses Hamming code to support 1-bit ECC
    • Error Locator Module (ELM)
      • Used with the GPMC to locate addresses of data errors from syndrome polynomials generated using a BCH algorithm
      • Supports 4-, 8-, and 16-bit per 512-Byte block error location based on BCH algorithms
  • OSPI/QSPI with DDR / SDR support
    • Support for Serial NAND and Serial NOR Flash devices
    • 4GBytes memory address support
    • XIP mode with optional on-the-fly encryption

Power Management:

  • Low-power modes supported by Device/Power Manager
    • Partial IO support for CAN/GPIO/UART wakeup
    • DeepSleep : I/O + DDR (suspend to RAM)
    • DeepSleep
    • MCU Only
    • Standby
    • Dynamic frequency scaling for Cortex-A53

Boot Options:

  • UART
  • I2C EEPROM
  • OSPI/QSPI Flash
  • GPMC NOR/NAND Flash
  • Serial NAND Flash
  • SD Card
  • eMMC
  • USB (host) boot from Mass Storage device
  • USB (device) boot from external host (DFU mode)
  • Ethernet

Technology / Package:

  • 16-nm FinFET technology
  • 18mm x 18mm, 0.8mm pitch full-array, 484-pin FCBGA (AMB)
  • 18mm x 18mm, 0.8mm pitch full-array, 484-pin FCCSP (ANF)

AM62Ax is an extension of the Sitara™ automotive-grade family of heterogeneous Arm® processors with embedded Deep Learning (DL), Video and Vision Processing acceleration, display interface and extensive automotive peripheral and networking options. AM62Ax is built for a set of cost-sensitive automotive applications including driver and in-cabin monitoring systems, next generation of eMirror system, as well as a broad set of industrial applications in Factory Automation, Building Automation, Robotics, and other markets. The cost optimized AM62Ax provides high-performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in stand-alone Electronic Control Units (ECUs).

AM62Ax contains up to four Arm® Cortex®-A53 cores with 64-bit architecture, a Vision Processing Accelerator (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators, Deep Learning (DL) and video accelerators, a Cortex®-R5F MCU Channel core and a Cortex®-R5F Device Management core. The Cortex-A53s provide the powerful computing elements necessary for Linux applications as well as the implementation of traditional vision computing based-algorithms such as driver monitoring. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite including RGB-InfraRed (RGB-IR), support for higher bit depth, and features targeting analytics applications. Key cores include the next generation C7000™ DSP from Texas Instruments (C7™ DSP) with scalar and vector cores, dedicated “MMA” deep learning accelerator enabling performance up to 2 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C.

The 3-port Gigabit Ethernet switch has one internal port and two external ports with TSN support and can be used to enable industrial networking options. In addition, an extensive peripherals set is included in AM62Ax to enable system level connectivity such as USB, MMC/SD, Camera interface, OSPI, CAN-FD and GPMC for parallel host interface to an external ASIC/FPGA. AM62Ax supports secure boot for IP protection with the built-in HSM (Hardware Security Module) and also employs advanced power management support for portable and power-sensitive applications.

AM62Ax is an extension of the Sitara™ automotive-grade family of heterogeneous Arm® processors with embedded Deep Learning (DL), Video and Vision Processing acceleration, display interface and extensive automotive peripheral and networking options. AM62Ax is built for a set of cost-sensitive automotive applications including driver and in-cabin monitoring systems, next generation of eMirror system, as well as a broad set of industrial applications in Factory Automation, Building Automation, Robotics, and other markets. The cost optimized AM62Ax provides high-performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in stand-alone Electronic Control Units (ECUs).

AM62Ax contains up to four Arm® Cortex®-A53 cores with 64-bit architecture, a Vision Processing Accelerator (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators, Deep Learning (DL) and video accelerators, a Cortex®-R5F MCU Channel core and a Cortex®-R5F Device Management core. The Cortex-A53s provide the powerful computing elements necessary for Linux applications as well as the implementation of traditional vision computing based-algorithms such as driver monitoring. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite including RGB-InfraRed (RGB-IR), support for higher bit depth, and features targeting analytics applications. Key cores include the next generation C7000™ DSP from Texas Instruments (C7™ DSP) with scalar and vector cores, dedicated “MMA” deep learning accelerator enabling performance up to 2 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C.

The 3-port Gigabit Ethernet switch has one internal port and two external ports with TSN support and can be used to enable industrial networking options. In addition, an extensive peripherals set is included in AM62Ax to enable system level connectivity such as USB, MMC/SD, Camera interface, OSPI, CAN-FD and GPMC for parallel host interface to an external ASIC/FPGA. AM62Ax supports secure boot for IP protection with the built-in HSM (Hardware Security Module) and also employs advanced power management support for portable and power-sensitive applications.

下载 观看带字幕的视频 视频
申请了解更多信息

AM62A7 安全高级文档。立即申请

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能优于比较器件,可直接替换。
AM62A7-Q1 正在供货 适用于 1-2 个摄像头、驾驶员监控、前置摄像头且具有 RGB-IR ISP 的 2TOPS 视觉 SoC Automotive qualified
功能与比较器件相似。
AM62A3 正在供货 适用于 1-2 个摄像头、低功耗系统、视频监控、零售自动化且具有 RGB-IR ISP 的 1TOPS 视觉 SoC 1 TOPS AI accelerator
AM62A3-Q1 正在供货 适用于 1-2 个摄像头、驾驶员监控、行车记录仪且具有 RGB-IR ISP 的汽车类 1TOPS 视觉 SoC 1 TOPS AI accelerator
AM625 正在供货 具有基于 Arm® Cortex®-A53 的边缘 AI 和全高清双显示的人机交互 SoC General processing and human-machine interface (HMI)

技术文档

未找到结果。请清除搜索并重试。
查看全部 56
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 用户指南 AM62Ax Sitara Processors Technical Reference Manual (Rev. C) PDF | HTML 2025-12-8
* 勘误表 AM62Ax Sitara™ 处理器器件勘误表,器件版本 1.0 (Rev. C) PDF | HTML 英语版 (Rev.C) PDF | HTML 2025-11-11
应用手册 Integrating CDD DMA in AUTOSAR Environment PDF | HTML 2026-10-23
白皮书 嵌入式处理器供应链中的 CRA 角色 PDF | HTML PDF | HTML 2026-10-12
用户指南 AM62x、AM62Ax、AM62D-Q1 和 AM62Px 处理器系列、支 持的外设和原理图设计指南 PDF | HTML PDF | HTML 2026-10-12
应用手册 Sitara 器件上串行 NAND 闪存的坏块管理 PDF | HTML PDF | HTML 2026-9-30
应用手册 Linux Board Porting on AM62x Devices (Rev. B) PDF | HTML 2026-9-29
应用手册 Jacinto™ 7 和 Sitara™ 处理器 DDR 内联 ECC 错误注入与验 证指南 PDF | HTML PDF | HTML 2026-9-3
应用手册 AM62x 音频系统设计指南 PDF | HTML PDF | HTML 2026-8-26
应用手册 SITARA AM62x系列处理器快速启动方法 PDF | HTML PDF | HTML 2026-8-19
设计指南 采用 TPS6593-Q1 的 AM62A 电源概念验证设计 PDF | HTML PDF | HTML 2026-6-29
应用手册 MCU+ SDK 上 OSPI 和 QSPI 串行 NOR/NAND 闪存操作的吞 吐量特性 PDF | HTML PDF | HTML 2026-6-25
产品概述 TIDLRunner:简化边缘 AI 加速处理器的自带模型开发流程 PDF | HTML PDF | HTML 2026-5-19
应用手册 TDA4x 及 AM6x 的热管理 PDF | HTML PDF | HTML 2026-5-14
白皮书 守护未来安全:通过 TI 的 Jacinto 和 Sitara 处理器 实现《网络弹性法案》(EU-CRA) 合规 PDF | HTML PDF | HTML 2026-4-30
应用手册 适用于 MCU+ SDK 上 SitaraTM 处理器的增强型 OSPI PHY 调 优算法 PDF | HTML PDF | HTML 2026-3-31
应用手册 处理器高速并行接口的定制电路板设计与仿真指南 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2026-2-17
应用手册 AI 模型在TI处理器平台上的部署和调优 2026-1-13
应用手册 Sitara SoC 上的 Linux 音频 PDF | HTML 英语版 PDF | HTML 2025-12-19
应用手册 利用集成 SysConfig 的 MCU+SDK 加速开发进程 PDF | HTML 英语版 PDF | HTML 2025-12-4
应用手册 MCU+SDK 的 xSPI 定制闪存调试指南 PDF | HTML 英语版 PDF | HTML 2025-12-4
应用手册 在 Sitara MPU 上启用 Matter (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2025-12-1
应用手册 为 TIDL 使用分配内存 PDF | HTML 英语版 PDF | HTML 2025-11-21
用户指南 使用 AM62A7、AM62A7-Q1、AM62A3、AM62A3-Q1、 AM62A1-Q1 和 AM62D-Q1 处理器系列的定制电路板设计硬件 设计注意事项 (Rev. D) PDF | HTML 英语版 (Rev.D) PDF | HTML 2025-11-14
应用手册 通过减少使用的内存和 DDR 带宽来优化 TI 深度学习性能 PDF | HTML 英语版 PDF | HTML 2025-11-13
用户指南 AM62A3、AM62A7-Q1、AM62A1-Q1、AM62D-Q1 处理器系 列原理图、设计指南和审阅检查清单 (Rev. C) PDF | HTML 英语版 (Rev.C) PDF | HTML 2025-11-6
应用手册 AM62x、AM62Ax、AM62Px、AM62Lx 展频时钟 PDF | HTML 英语版 PDF | HTML 2025-11-3
功能安全信息 AM6x, AM24x Software Diagnostics Library TÜV SÜD Functional Safety Certificate for 9.2.0 SDK (Rev. A) 2025-7-17
应用手册 Processors Tools Overview PDF | HTML 2025-6-16
白皮书 保护基于 Arm 的应用处理器 (Rev. F) PDF | HTML 英语版 (Rev.F) PDF | HTML 2025-4-3
应用手册 利用 RGB-IR 摄像头构建驾驶员与乘员监控系统 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2025-3-25
应用手册 AM62A 功耗估算工具 (Rev. B) PDF | HTML 英语版 (Rev.B) PDF | HTML 2025-3-12
应用手册 Jacinto™ 和 Sitara™ 嵌入式处理器上的微控制器抽象层 PDF | HTML 英语版 PDF | HTML 2025-3-6
应用手册 MCAN Debug Guide PDF | HTML 2025-2-18
用户指南 AM62Ax/AM62Dx PCB 设计迂回布线 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2025-1-24
应用手册 AM62Ax、AM62Px、AM62Dx LPDDR4 电路板设计和布局布 线指南 (Rev. B) PDF | HTML 英语版 (Rev.B) PDF | HTML 2025-1-13
应用手册 在 AM6x 上开发多摄像头应用 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2024-12-3
应用手册 基于 Linux® 的基本以太网接口调试 PDF | HTML 英语版 PDF | HTML 2024-10-14
应用手册 AM6xA ISP 调优指南 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2024-6-19
技术文章 What’s the best type of computer vision for AI applications? PDF | HTML 2024-1-5
应用手册 AM62A 上的多媒体应用 PDF | HTML 英语版 PDF | HTML 2023-11-30
应用手册 利用 TSN 以太网特性改善工业以太网控制器的时序 PDF | HTML 英语版 PDF | HTML 2023-11-20
应用简报 使用边缘 AI 和 Sitara 处理器进行关键字检测 PDF | HTML 英语版 PDF | HTML 2023-9-29
白皮书 AM62A 上的驾驶员和乘客监控系统 PDF | HTML 英语版 PDF | HTML 2023-8-25
白皮书 面向工业自动化的时间敏感型网络 (Rev. C) PDF | HTML 英语版 (Rev.C) PDF | HTML 2023-8-15
应用手册 使用 TI Edge AI Studio 和 AM62A 进行基于视觉 AI 的缺陷检测 PDF | HTML 英语版 PDF | HTML 2023-7-31
白皮书 基于 AM62A 的摄像头后视镜系统 PDF | HTML 英语版 PDF | HTML 2023-7-18
应用简报 AM62A SoC 通过硬件加速视觉处理改进条形码读取器 PDF | HTML 英语版 2023-6-30
应用手册 AM62A Edge AI 零售扫描仪演示:SoC 选型和功耗分析 PDF | HTML 英语版 PDF | HTML 2023-5-31
白皮书 减轻安全认证系统开发的痛苦 PDF | HTML 英语版 PDF | HTML 2023-5-26
应用手册 在 AM6xA MPU 上为自动零售扫描仪构建边缘 AI 应用 PDF | HTML 英语版 PDF | HTML 2023-5-18
应用手册 AM62x 最大电流额定值 PDF | HTML 英语版 PDF | HTML 2023-4-19
白皮书 采用节能 AM62A 处理器的边缘 AI 智能摄像头 PDF | HTML 英语版 PDF | HTML 2023-4-4
应用手册 高速接口布局指南 (Rev. J) PDF | HTML 英语版 (Rev.J) PDF | HTML 2023-3-23
技术文章 How vision processors are expanding edge AI capabilities in video doorbell and sma PDF | HTML 2023-3-15
应用手册 Sitara™ AM62Ax 基准测试 PDF | HTML 英语版 PDF | HTML 2023-3-2

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

SK-AM62A-LP — 适用于低功耗 Sitara™ 处理器的 AM62A 入门套件

SK-AM62A-LP 入门套件 (SK) 评估模块 (EVM) 围绕我们的 AM62A AI 视觉处理器构建,该处理器包含支持 5MP (60fps) 的图像信号处理器 (ISP)、2 万亿次运算/秒 (TOPS) 的 AI 加速器、四核 64 位 Arm® Cortex®-A53 微处理器、单核 Arm Cortex-R5F 和 H.264/H.265 视频编码/解码。对于希望开发低功耗智能摄像头、行车记录仪、机器视觉摄像头和汽车前置摄像头应用的人员,SK-AM62A-LP 是理想选择。

SK-AM62A-LP 还包括一个用于单个摄像头的移动产业处理器接口 (MIPI®) CSI-2 (...)

用户指南: PDF | HTML
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
评估板

CRLNK-3P-MITYSOM-AM62A — Critical Link MitySOM-AM62A 适用于 AM62A3 和 AM62A7 处理器的模块上系统

MitySOM-AM62A 系列模块上系统采用 AM62Ax 处理器。该模块包括 eMMC 闪存、八核或四核 SPI NOR 闪存和 LPDDR4 RAM 存储器子系统。MitySOM-AM62 可为高度集成的嵌入式系统提供完整灵活的 CPU 基础架构。

支持的产品和硬件
评估板

IWAVE-3P-OSM-LF-AM62A — iWave AM62A OSM-LF 适用于 AM62A3 和 AM62A7 处理器的模块上系统

采用 AM62A3 和 AM62A7 Sitara 处理器的 iWave iW-RainboW-G55M OSM SoM

支持的产品和硬件
评估板

PHYTC-3P-PHYCORE-AM62A — PHYTEC phyCORE-AM62A system on module for AM62A3 and AM62A7 processors

The phyCORE®-AM62A is the latest addition to PHYTECs family of AM62x based System on Modules. With pin compatibility to the phyCORE-AM62x SOM, the phyCORE-AM62A can be used to add edge computing and analytics to your application.

来源:PHYTEC
支持的产品和硬件
调试探针

TMDSEMU110-U — XDS110 JTAG 调试探针

德州仪器 (TI) 的 XDS110 是一款适用于 TI 嵌入式处理器的新型调试探针(仿真器)。XDS110 取代了 XDS100 系列,同时在单个仓体中支持更广泛的标准(IEEE1149.1、IEEE1149.7、SWD)。此外,对于带有嵌入式缓冲跟踪器 (ETB) 的所有 Arm® 和 DSP 处理器,所有 XDS 调试探针均支持核心和系统跟踪。  对于引脚上的内核跟踪,则需要使用 XDS560v2 PRO TRACE。

德州仪器 (TI) 的 XDS110 通过 TI 20 引脚连接器(带有适合 TI 14 引脚、Arm 10 引脚和 Arm 20 引脚的多个适配器)连接到目标板,通过 (...)

支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

TMDSEMU200-U — XDS200 USB 调试探针

XDS200 是用于调试 TI 嵌入式器件的调试探针(仿真器)。对于大多数器件,建议使用较新、成本较低的 XDS110 (www.ti.com/tool/TMDSEMU110-U)。XDS200 在单个仓体中支持更广泛的标准(IEEE1149.1、IEEE1149.7、SWD)。所有 XDS 调试探针在所有具有嵌入式跟踪缓冲器 (ETB) 的 Arm® 和 DSP 处理器中均支持内核和系统跟踪。

XDS200 通过 TI 20 引脚连接器(带有适用于 TI 14 引脚、Arm Cortex® 10 引脚和 Arm 20 引脚的多个适配器)连接到目标板,并通过 USB2.0 高速 (...)

支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

TMDSEMU560V2STM-U — XDS560™ 软件 v2 系统跟踪 USB 调试探针

XDS560v2 是 XDS560™ 系列调试探针中性能最高的一款,同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。  请注意,它不支持串行线调试 (SWD)。

对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器,所有 XDS 调试探针均支持核心和系统跟踪。  对于引脚上的跟踪,则需要使用 XDS560v2 PRO TRACE。

XDS560v2 通过 MIPI HSPT 60 引脚连接器(带有多个用于 TI 14 引脚、TI 20 引脚和 ARM 20 引脚的适配器)连接到目标板,并通过 USB2.0 高速 (...)

支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针(仿真器)的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款,同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件,通过捕获相关器件级信息,获得准确的总线性能活动和吞吐量,并对内核和外设进行电源管理。此外,对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器,所有 XDS (...)

支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
调试探针

LB-3P-TRACE32-ARM — 适用于基于 Arm® 的微控制器和处理器的 Lauterbach TRACE32® 调试和跟踪系统

Lauterbach TRACE32® 工具是一套先进的硬件和软件组件,开发人员可通过它分析、优化和认证各种基于 Arm® 的微控制器和处理器。这套全球知名的嵌入式系统和 SoC 调试和跟踪解决方案是所有开发阶段(从器件前开发一直到产品认证和现场故障排查)的理想解决方案。Lauterbach 工具直观的模块化设计可为工程师提供当今最高的可用性能,并提供可随需求变化而调整和扩展的系统。借助 TRACE32® 调试器,开发人员还可以通过单个调试接口同时调试和控制 SoC 中的任何 C28x/C29x C6x/C7x DSP 内核以及所有其他 Arm 内核,这是业界的一项独特功能。

来源:Lauterbach GmbH
支持的产品和硬件
调试探针

TSK-3P-BLUEBOX — TASKING BlueBox hardware debugger

TASKING’s Debug, Trace, and Test tools offer comprehensive solutions for efficient debugging, tracing, and testing of TI's embedded systems. The scalable TASKING BlueBox debuggers allow users to easily flash, debug, and test across TI's portfolio. Development on TI hardware is made even easier with (...)

支持的产品和硬件
软件开发套件 (SDK)

FIRMWARE-BUILDER-AM62A — AM62A firmware builder

The AM62A vision processor Linux® and TI MCU plus software development kits (SDKs) are unified software platforms for our embedded processors with deep learning capabilities with edge AI. They provide easy setup and fast out-of-the-box access to benchmarks and demonstrations. AM62A is a high (...)

支持的产品和硬件
软件开发套件 (SDK)

MCU-PLUS-SDK-AM62A — MCU+ SDK for AM62A – RTOS, No-RTOS

The AM62A vision processor Linux® and TI MCU plus software development kits (SDKs) are unified software platforms for our embedded processors with deep learning capabilities with edge AI. They provide easy setup and fast out-of-the-box access to benchmarks and demonstrations. AM62A is a high (...)

支持的产品和硬件
软件开发套件 (SDK)

PROCESSOR-SDK-LINUX-AM62A — Linux SDK,用于 AM62A 的边缘 AI 应用程序

The AM62A vision processor Linux® and TI MCU plus software development kits (SDKs) are unified software platforms for our embedded processors with deep learning capabilities with edge AI. They provide easy setup and fast out-of-the-box access to benchmarks and demonstrations. AM62A is a high (...)

支持的产品和硬件
软件开发套件 (SDK)

PROCESSOR-SDK-LINUX-RT-AM62A — RT-Linux SDK,用于 AM62A 的边缘 AI 应用程序

The AM62A vision processor Linux® and TI MCU plus software development kits (SDKs) are unified software platforms for our embedded processors with deep learning capabilities with edge AI. They provide easy setup and fast out-of-the-box access to benchmarks and demonstrations. AM62A is a high (...)

支持的产品和硬件
软件开发套件 (SDK)

PROCESSOR-SDK-QNX-AM62AX — QNX software development kit for AM62A Sitara™ processors

The AM62A vision processor Linux® and TI MCU plus software development kits (SDKs) are unified software platforms for our embedded processors with deep learning capabilities with edge AI. They provide easy setup and fast out-of-the-box access to benchmarks and demonstrations. AM62A is a high (...)

支持的产品和硬件
IDE、配置、编译器或调试器

C7000-CGT — C7000 code generation tools (CGT) - compiler

The TI C7000 C/C++ compiler tools are an essential component of the CCStudio™ development ecosystem, providing robust support for TI C7000™ digital signal processor cores. They are engineered to maximize the potential of high-performance C7000-based platforms.

The CCStudio™ IDE is the integrated (...)

支持的产品和硬件
IDE、配置、编译器或调试器

C7000-SAFETI-CQKIT-RV — C7000 安全编译器资质审核套件

为帮助客户验证 TI ARM®、C28/CLA、C29、C6000™ 或 C7000™ C/C++ 编译器的使用符合功能和安全标准,我们开发了 TI 编译器资质审核套件。 

提供两种资质审核套件类型:

  • 安全编译器资质审核套件 (CQKIT) 可用于根据 IEC 61508、ISO 26262 和 EN 50657 进行功能安全开发。
  • 安全和安保编译器资质审核套件 (CSQKIT) 可用于功能安全开发(EN 50657 更新到 EN 50716)和网络安全开发(根据 ISO 21434 标准)。 

注意:每个编译器版本都只有较旧的 CQKIT 或 CSQKIT 

 

这两种 QKIT 类型均为 (...)

支持的产品和硬件
IDE、配置、编译器或调试器

CCSTUDIO — Code Composer Studio™ integrated development environment (IDE)

CCStudio™ 集成开发环境 (IDE) 是 TI 庞大的 CCStudio™ 开发生态系统的一部分,是面向 TI 微控制器、处理器、无线连接器件和雷达传感器的集成开发环境。CCStudio IDE 可作为桌面或基于云的应用提供。云版本无需下载大型软件。此外,由于该工具基于 Eclipse Theia 框架构建,因此该界面对 VS Code®用户来说非常熟悉。如果选择在本机使用 VS Code,可以从市场上获取适用于所选器件的 TI VS Code 扩展包。

AI 驱动的开发
CCStudio IDE 集成了行业标准 AI (...)

支持的产品和硬件
IDE、配置、编译器或调试器

CLOCKTREE-AM62AX — Clock tree configuration for AM62Ax

The Clock Tree Tool (CTT) for Sitara™ ARM®, Automotive, and Digital Signal Processors is an interactive clock tree configuration software that provides information about the clocks and modules in these TI devices. It allows the user to:

  • Visualize the device clock tree
  • Interact with clock tree (...)
支持的产品和硬件
IDE、配置、编译器或调试器

DDR-CONFIG-AM62A — DDR Configuration Tool

This SysConfig based tool simplifies the process of configuring the DDR Subsystem Controller and PHY to interface to SDRAM devices. Based on the memory device, board design, and topology the tool outputs files to initialize and train the selected memory.
支持的产品和硬件
IDE、配置、编译器或调试器

EDGE-AI-STUDIO — 适用于处理器的 Edge AI Studio

Edge AI Studio 是旨在加速 TI 处理器、微控制器和雷达传感器上边缘 AI 开发的一系列图形和命令行工具。无论是使用 TI Model Zoo 中的模型开发概念验证,
还是利用您自己的模型,Edge AI Studio 都能提供所需的工具。

Edge AI Studio 图形用户界面提供了完整的集成解决方案,用于数据收集和标注、模型训练和编译,以便在实时开发平台上部署。从 TI Model Zoo 中的各种预训练模型中进行选择,并可选择使用自定义数据重新训练,以提高准确性和性能。Edge AI Studio (...)

支持的产品和硬件
IDE、配置、编译器或调试器

K3-RESOURCE-CONFIGURATION — Resource partitioning tool for multi core SOCs

Also known as the k3-respart-tool, the Resource Configuration tool allows for configuration of various system level parameters and generate the necessary data to be fed into software components
支持的产品和硬件
IDE、配置、编译器或调试器

PRU-CQKIT — PRU Safety Compiler Qualification Kit

为帮助客户验证 TI ARM®、C28/CLA、C29、C6000™ 或 C7000™ C/C++ 编译器的使用符合功能和安全标准,我们开发了 TI 编译器资质审核套件。 

提供两种资质审核套件类型:

  • 安全编译器资质审核套件 (CQKIT) 可用于根据 IEC 61508、ISO 26262 和 EN 50657 进行功能安全开发。
  • 安全和安保编译器资质审核套件 (CSQKIT) 可用于功能安全开发(EN 50657 更新到 EN 50716)和网络安全开发(根据 ISO 21434 标准)。 

注意:每个编译器版本都只有较旧的 CQKIT 或 CSQKIT 

 

这两种 QKIT 类型均为 (...)

支持的产品和硬件
IDE、配置、编译器或调试器

SYSCONFIG — Standalone desktop version of SysConfig

CCStudio™ SysConfig is part of TI's extensive CCStudio™ development ecosystem and is a configuration tool that simplifies hardware and software configuration challenges to accelerate software development.

SysConfig provides an intuitive graphical user interface for configuring pins, peripherals, (...)

支持的产品和硬件
IDE、配置、编译器或调试器

TSK-3P-VX-TOOLSET — 用于 Arm 的 TASKING VX-toolset

VX-toolset 是专为特定 Cortex-M 和 Cortex-R 核心器件设计的经认证编译器工具链,适用于安全关键型嵌入式软件开发。借助 Eclipse IDE 集成、高级多核支持和 TASKING BlueBox 调试程序兼容性,VX-toolset 简化了开发。已通过 TÜV NORD 认证,符合 ISO 26262 至 ASIL D 级以及 ISO 21434 标准。

支持的产品和硬件
线上培训

AM62A-ACADEMY — AM62Ax Academy

AM62Ax Academy is designed to simplify and accelerate development on AM62Ax processors.
支持的产品和硬件
入门

TI-DEVELOPER-ZONE — Start embedded development on your desktop or in the cloud

From evaluation to deployment the TI Developer Zone provides a comprehensive range of software, tools and training to ensure that you have everything you need for each stage of the development process.
支持的产品和硬件
操作系统 (OS)

GHS-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS

The flagship of Green Hills Software operating systems—the INTEGRITY RTOS—is built around a partitioning architecture to provide embedded systems with total reliability, absolute security, and maximum real-time performance. With its leadership pedigree underscored by certifications in a (...)
支持的产品和硬件
操作系统 (OS)

GHS-3P-UVELOSITY — Green Hills Software u-velOSity Safety RTOS

The µ-velOSity™ Safety RTOS is the smallest of Green Hills Software's real-time operating systems and was designed especially for microcontrollers. It supports a wide range of TI processor families using the Arm® Cortex-M or Cortex-R cores as a main CPU or as a co-processors (...)

支持的产品和硬件
操作系统 (OS)

WHIS-3P-SAFERTOS — WITTENSTEIN SafeRTOS 预先认证的安全 RTOS

SAFERTOS® 是专为嵌入式处理器设计的独特实时操作系统。它通过了 TÜV SÜD 的 IEC 61508 SIL3 和 ISO 26262 ASILD 标准的预先认证。SAFERTOS® 是由 WHIS 的专家团队专为安全而设计的,并在全球范围内用于安全关键型应用。WHIS 和德州仪器 (TI) 合作已有十多年。在此期间,WHIS 已将 SAFERTOS® 移植到各种 TI 处理器中,支持所有常用内核,并可按需提供其他架构。SAFERTOS® 针对您的特定处理器/编译器组合进行定制,并随附完整的源代码和设计保证包,在整个设计生命周期中提供完全透明度。许多 WHIS 客户使用 (...)

支持的产品和硬件
应用软件和框架

EB-3P-TRESOS — Elektrobit EB tresos Classic AUTOSAR 软件

凭借在基础软件领域数十年的经验,Elektrobit 的 EB tresos 产品系列和定制的 Classic AUTOSAR 解决方案可帮助满足各个汽车制造商的特定要求,为他们提供先进的软件。对于每个工程,Elektrobit 都能提供合适的解决方案来满足汽车 AUTOSAR 需求,从符合 OSEK-/VDX 标准的基础软件到基于 Classic AUTOSAR 的多核和功能安全系统,不一而足。

来源:Elektrobit
支持的产品和硬件
固件

DDR-MARGIN-FW — Firmware and scripts to measure system DDR margin

The DDR margin firmware and supporting scripts allow visualization and measurement of system margin in the DDR interface on board. These tools enable probe-less measurement of critical data signals to understand the integrity and robustness of the interface.
支持的产品和硬件
固件

USIT-3P-SECIC-HSM — Uni-Sentry SecIC-HSM 固件

SecIC-HSM 旨在满足 MCU/SoC 芯片所需的网络安全要求。HSM 固件可应用于汽车、新能源、光伏、机器人、医疗保健和航空等领域。提供的网络安全功能包括安全启动、安全通信 (SecOC)、安全诊断、安全存储、安全更新、安全调试和密钥管理。SecIC-HSM 的优点:一站式网络安全解决方案,兼容多个芯片系列,具备行业领先的性能,已在近 30 家 OEM 的量产车型中成功部署,累计部署量超过 300 万台。

支持的产品和硬件
固件

USIT-3P-SECIC-PQC — Uni-Sentry SecIC-PQC 算法固件

Uni-Sentry 的安全解决方案采用 PQC 算法,能够抵御量子计算机对传统加密算法构成的解密威胁。PQC 固件与硬件安全模块 (HSM) 进行了协同优化,利用硬件加速和安全增强功能来提高加密算法执行效率和安全性。 


Uni-Sentry 可持续监控全球量子计算的发展情并更新其算法组合。当前的 PQC 产品功能包括:

  • SP 800-208:LMS 和 XMSS
  • FIPS 203 (ML-KEM): CRYSTALS-KYBER 
  • FIPS 204 (ML-DSA): CRYSTALS-Dilithium 
  • FIPS 205 (SLH-DSA):SPHINCS+ 

技术亮点 

  • (...)
支持的产品和硬件
支持软件

ICOMMS-SWS — CouthIT 工业通信软件工程服务

CouthIT 的 Embedded Software Group 专门开发用于 TI Sitara 和 Jacinto 微处理器和微控制器的高性能工业通信软件。

 

凭借硬件加速的 TI 工业通信子系统 (TI ICSS) 和 TI 通用平台以太网交换机 (TI CPSW),CouthIT 提供了领先工业通信协议的优化、可立即用于生产环境的实现方案。

 

该公司还提供定制和集成服务,以满足独特的应用要求,帮助客户加快产品开发,同时确保强大可靠的通信性能。

支持的产品和硬件
支持软件

VCTR-3P-MICROSAR — 适用于微控制器和高性能计算机 (HPC) 的 Vector MICROSAR AUTOSAR 软件

MICROSAR 和 DaVinci 产品系列凭借适用于微控制器和 HPC 的先进嵌入式软件和强大的开发工具简化了 ECU 开发。利用先进的基础设施软件,即可为 ECU 奠定良好基础,并使用相关工具简化所有配套开发任务。MICROSAR 嵌入式软件是按照 AUTOSAR classic 和 adaptive 等相关标准开发的。根据 ISO 26262 高达 ASIL D 的安全标准,该软件还适用于安全相关应用。此外,智能网络安全功能可保护控制单元免受未经授权的访问和操纵。Vector 涵盖汽车和其他工业应用的所有用例。对于具有高性能计算机的软件定义车辆 (...)

支持的产品和硬件
支持软件

VLAB-3P-V-EVM — ASTC VLAB 虚拟开发平台和工具

VLAB Works 是嵌入式电子系统建模、仿真和虚拟原型设计软件技术的行业领导者。VLAB 技术和解决方案支持将自动化和敏捷流程应用于嵌入式系统开发。VLAB Works 帮助客户设计更好的产品,提高开发效率,减少对制造和硬件的需求,并帮助构建更加环保的世界。现已推出适用于各种 TI SoC 的 VLAB 仿真功能,并可根据客户需求提供其他模型。TI SoC 仿真平台已通过 TI.com 上相关 Processor SDK 进行验证。

来源:VLAB Works
支持的产品和硬件
仿真模型

AM62Ax AMB SR 1.0 IBIS Model (Rev. C)

SPRM785C.ZIP (3292 KB) - IBIS 模型
支持的产品和硬件
仿真模型

AM62Ax AMB SR 1.0 IBIS-AMI Model

SPRM784.ZIP (30672 KB) - IBIS-AMI 模型
支持的产品和硬件
仿真模型

AM62Ax AMB SR 1.0 Thermal Model (Rev. A)

SPRM787A.ZIP (1 KB) - 热模型
支持的产品和硬件
仿真模型

AM62Ax ANF SR 1.0 IBIS Model

SPRM862.ZIP (3293 KB) - IBIS 模型
支持的产品和硬件
仿真模型

AM62Ax ANF SR 1.0 IBIS-AMI Model

SPRM867.ZIP (30794 KB) - IBIS-AMI 模型
支持的产品和硬件
仿真模型

AM62Ax ANF/AMB SR 1.0 BSDL Model

SPRM786.ZIP (10 KB) - BSDL 模型
支持的产品和硬件
仿真模型

AM62Ax/AM62Dx ANF SR 1.0 Thermal Model

SPRM857.ZIP (1 KB) - 热模型
支持的产品和硬件
计算工具

AM62A-PET-CALC — AM62A 功耗估算工具

AM62A PET provides power consumption estimates based on measured and simulated data; they are provided “as is” and are not guaranteed within a specified precision.
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
FCBGA (AMB) 484 Ultra Librarian
FCCSP (ANF) 484 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款。

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频系列

观看全部视频

视频